应用于高速交通管理的多处理器SoC平台并行编程模型

International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004. Pub Date : 1900-01-01 DOI:10.1109/CODES+ISSS.2004.46

P. Paulin, Chuck Pilkington, M. Langevin, E. Bensoudane, G. Nicolescu

{"title":"应用于高速交通管理的多处理器SoC平台并行编程模型","authors":"P. Paulin, Chuck Pilkington, M. Langevin, E. Bensoudane, G. Nicolescu","doi":"10.1109/CODES+ISSS.2004.46","DOIUrl":null,"url":null,"abstract":"We describe the MultiFlex multi-processor SoC programming environment, with the focus on two programming models: a distributed system object component (DSOC) message passing model, and a symmetrical multi-processing (SMP) model using shared memory. The MultiFlex tools map these models onto the StepNP multi-processor SoC platform, while making use of hardware accelerators for message passing and task scheduling. We present the results of mapping an Internet traffic management application, running at 2.5 Gb/s.","PeriodicalId":127038,"journal":{"name":"International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004.","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management\",\"authors\":\"P. Paulin, Chuck Pilkington, M. Langevin, E. Bensoudane, G. Nicolescu\",\"doi\":\"10.1109/CODES+ISSS.2004.46\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We describe the MultiFlex multi-processor SoC programming environment, with the focus on two programming models: a distributed system object component (DSOC) message passing model, and a symmetrical multi-processing (SMP) model using shared memory. The MultiFlex tools map these models onto the StepNP multi-processor SoC platform, while making use of hardware accelerators for message passing and task scheduling. We present the results of mapping an Internet traffic management application, running at 2.5 Gb/s.\",\"PeriodicalId\":127038,\"journal\":{\"name\":\"International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004.\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CODES+ISSS.2004.46\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CODES+ISSS.2004.46","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

我们描述了MultiFlex多处理器SoC编程环境，重点介绍了两种编程模型:分布式系统对象组件(DSOC)消息传递模型和使用共享内存的对称多处理(SMP)模型。MultiFlex工具将这些模型映射到StepNP多处理器SoC平台上，同时利用硬件加速器进行消息传递和任务调度。我们展示了一个运行速度为2.5 Gb/s的互联网流量管理应用程序的映射结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management

We describe the MultiFlex multi-processor SoC programming environment, with the focus on two programming models: a distributed system object component (DSOC) message passing model, and a symmetrical multi-processing (SMP) model using shared memory. The MultiFlex tools map these models onto the StepNP multi-processor SoC platform, while making use of hardware accelerators for message passing and task scheduling. We present the results of mapping an Internet traffic management application, running at 2.5 Gb/s.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004.

自引率

0.00%

发文量

期刊最新文献

Efficient mapping of hierarchical trees on coarse-grain reconfigurable architectures Analytical models for leakage power estimation of memory array structures Memory accesses management during high level synthesis A novel deadlock avoidance algorithm and its hardware implementation Fast exploration of bus-based on-chip communication architectures