通过前缀加法器增强华莱士树乘数

U. Kumar, A. Fam
{"title":"通过前缀加法器增强华莱士树乘数","authors":"U. Kumar, A. Fam","doi":"10.1109/SCOReD50371.2020.9251025","DOIUrl":null,"url":null,"abstract":"At the end of all fixed point multiplications is one last long addition that needs to be performed. In this paper, we show how the choice of this last adder has significant effect on the delay of the multiplier, in terms of time complexity. It is shown here that using a prefix adder for the final addition, causes the multiplication delay to increase as $\\mathrm{O}({log}[N])$, as compared to the $\\mathrm{O}(N)$ delay if a ripple carry adder is used instead. Simulations using spectre by Cadence, for 8,16,32, and 64 bit Wallace tree based multipliers, show that using a prefix adder instead of a ripple carry adder reduces the multiplier’s latency by up to 66% at the cost of minimal increase in power consumption.","PeriodicalId":142867,"journal":{"name":"2020 IEEE Student Conference on Research and Development (SCOReD)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2020-09-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Enhanced Wallace Tree Multiplier via a Prefix Adder\",\"authors\":\"U. Kumar, A. Fam\",\"doi\":\"10.1109/SCOReD50371.2020.9251025\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"At the end of all fixed point multiplications is one last long addition that needs to be performed. In this paper, we show how the choice of this last adder has significant effect on the delay of the multiplier, in terms of time complexity. It is shown here that using a prefix adder for the final addition, causes the multiplication delay to increase as $\\\\mathrm{O}({log}[N])$, as compared to the $\\\\mathrm{O}(N)$ delay if a ripple carry adder is used instead. Simulations using spectre by Cadence, for 8,16,32, and 64 bit Wallace tree based multipliers, show that using a prefix adder instead of a ripple carry adder reduces the multiplier’s latency by up to 66% at the cost of minimal increase in power consumption.\",\"PeriodicalId\":142867,\"journal\":{\"name\":\"2020 IEEE Student Conference on Research and Development (SCOReD)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-09-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE Student Conference on Research and Development (SCOReD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SCOReD50371.2020.9251025\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Student Conference on Research and Development (SCOReD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SCOReD50371.2020.9251025","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

在所有定点乘法的末尾,需要执行最后一个长加法。在本文中,我们展示了最后一个加法器的选择如何在时间复杂度方面对乘法器的延迟产生重大影响。这里显示,使用前缀加法器进行最后的加法,会导致乘法延迟增加为$\mathrm{O}({log}[N])$,而如果使用ripple进位加法器则会导致乘法延迟增加为$\mathrm{O}(N)$。Cadence使用spectre对8位、16位、32位和64位基于Wallace树的乘法器进行了仿真,结果表明,使用前缀加法器而不是纹波进位加法器可将乘法器的延迟降低66%,而功耗增加最少。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Enhanced Wallace Tree Multiplier via a Prefix Adder
At the end of all fixed point multiplications is one last long addition that needs to be performed. In this paper, we show how the choice of this last adder has significant effect on the delay of the multiplier, in terms of time complexity. It is shown here that using a prefix adder for the final addition, causes the multiplication delay to increase as $\mathrm{O}({log}[N])$, as compared to the $\mathrm{O}(N)$ delay if a ripple carry adder is used instead. Simulations using spectre by Cadence, for 8,16,32, and 64 bit Wallace tree based multipliers, show that using a prefix adder instead of a ripple carry adder reduces the multiplier’s latency by up to 66% at the cost of minimal increase in power consumption.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Assessing the Performance of Smart Inverter Functionalities in PV-Rich LV Distribution Networks Simulation of Temporal Correlation Detection using HfO2-Based ReRAM Arrays Design and Development of a Quadcopter for Landmine Detection A Waste Recycling System for a Better Living World Study for Microstrip Patch Antenna for 5G Networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1