CMOS逆变器驱动耦合RLC互连串扰噪声分析的新方法

C. Paidimarry, B. P. Kumar, S. Katkoori
{"title":"CMOS逆变器驱动耦合RLC互连串扰噪声分析的新方法","authors":"C. Paidimarry, B. P. Kumar, S. Katkoori","doi":"10.1109/INDCON.2013.6726011","DOIUrl":null,"url":null,"abstract":"The performance of modern integrated circuits is significantly influenced by coupling effects of interconnects. Crosstalk noise must therefore be analyzed in the early stage of design to develop reliable VLSI interconnects. In this paper, we present a closed form crosstalk noise estimation technique to coupled RLC interconnects based on coupled transmission line theory and Fourier series analysis. The salient features of our model include accuracy, computational efficiency and continuous time domain solution. We analyze the impact of finite resistance in coupled RLC interconnects. The nonlinear behavior of the driver (CMOS inverter) is captured well in the proposed model. We introduce a novel technique to model CMOS inverter, namely MRLM (Multiple Ramp Library Model). It replaces the nonlinear driver into its equivalent RC model. The resultant circuit resembles with the simple coupled RLC interconnect in the absence of inverters and hence the same analysis is extended after the replacement. Based on our continuous time defined models, we derive analytical models for delay and energy dissipation due to interconnect. In addition, this work emphasizes on improving the performance namely computational efficiency. Simulations of our analytical models and SPICE are demonstrated by assuming different sets of line parameters. It is shown from the numerical results that our estimates match closely with that of SPICE simulations at a mean estimation error of 2.25 percentage.","PeriodicalId":313185,"journal":{"name":"2013 Annual IEEE India Conference (INDICON)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A novel approach to crosstalk noise analysis in CMOS inverter driven coupled RLC interconnects\",\"authors\":\"C. Paidimarry, B. P. Kumar, S. Katkoori\",\"doi\":\"10.1109/INDCON.2013.6726011\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The performance of modern integrated circuits is significantly influenced by coupling effects of interconnects. Crosstalk noise must therefore be analyzed in the early stage of design to develop reliable VLSI interconnects. In this paper, we present a closed form crosstalk noise estimation technique to coupled RLC interconnects based on coupled transmission line theory and Fourier series analysis. The salient features of our model include accuracy, computational efficiency and continuous time domain solution. We analyze the impact of finite resistance in coupled RLC interconnects. The nonlinear behavior of the driver (CMOS inverter) is captured well in the proposed model. We introduce a novel technique to model CMOS inverter, namely MRLM (Multiple Ramp Library Model). It replaces the nonlinear driver into its equivalent RC model. The resultant circuit resembles with the simple coupled RLC interconnect in the absence of inverters and hence the same analysis is extended after the replacement. Based on our continuous time defined models, we derive analytical models for delay and energy dissipation due to interconnect. In addition, this work emphasizes on improving the performance namely computational efficiency. Simulations of our analytical models and SPICE are demonstrated by assuming different sets of line parameters. It is shown from the numerical results that our estimates match closely with that of SPICE simulations at a mean estimation error of 2.25 percentage.\",\"PeriodicalId\":313185,\"journal\":{\"name\":\"2013 Annual IEEE India Conference (INDICON)\",\"volume\":\"30 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 Annual IEEE India Conference (INDICON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/INDCON.2013.6726011\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 Annual IEEE India Conference (INDICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/INDCON.2013.6726011","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

现代集成电路的性能受到互连线耦合效应的显著影响。因此,为了开发可靠的VLSI互连,必须在设计的早期阶段对串扰噪声进行分析。本文提出了一种基于耦合传输线理论和傅立叶级数分析的耦合RLC互连封闭串扰噪声估计技术。该模型具有精度高、计算效率高、时域解连续等特点。分析了有限电阻对耦合RLC互连的影响。所提出的模型很好地捕捉了驱动器(CMOS逆变器)的非线性行为。我们介绍了一种新的CMOS逆变器建模技术,即MRLM(多斜坡库模型)。它将非线性驱动器替换为等效的RC模型。所得到的电路类似于没有逆变器的简单耦合RLC互连,因此在更换后扩展了相同的分析。在连续时间定义模型的基础上,导出了互连延迟和能量耗散的解析模型。此外,本工作着重于提高性能,即计算效率。通过假设不同的线参数集,对我们的分析模型和SPICE进行了仿真。数值结果表明,我们的估计与SPICE模拟结果吻合较好,平均估计误差为2.25%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A novel approach to crosstalk noise analysis in CMOS inverter driven coupled RLC interconnects
The performance of modern integrated circuits is significantly influenced by coupling effects of interconnects. Crosstalk noise must therefore be analyzed in the early stage of design to develop reliable VLSI interconnects. In this paper, we present a closed form crosstalk noise estimation technique to coupled RLC interconnects based on coupled transmission line theory and Fourier series analysis. The salient features of our model include accuracy, computational efficiency and continuous time domain solution. We analyze the impact of finite resistance in coupled RLC interconnects. The nonlinear behavior of the driver (CMOS inverter) is captured well in the proposed model. We introduce a novel technique to model CMOS inverter, namely MRLM (Multiple Ramp Library Model). It replaces the nonlinear driver into its equivalent RC model. The resultant circuit resembles with the simple coupled RLC interconnect in the absence of inverters and hence the same analysis is extended after the replacement. Based on our continuous time defined models, we derive analytical models for delay and energy dissipation due to interconnect. In addition, this work emphasizes on improving the performance namely computational efficiency. Simulations of our analytical models and SPICE are demonstrated by assuming different sets of line parameters. It is shown from the numerical results that our estimates match closely with that of SPICE simulations at a mean estimation error of 2.25 percentage.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Analysis of sleep mode operation with modified non-exhaustive vacation queuing Performance analysis of next generation 3-D OFDM based optical access networks under various system impairments Hardware realization of high speed elliptic curve point multiplication using multiple Point Doublers and point adders Lifetime of a CDMA wireless sensor network with route diversity RF based train collision avoidance system
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1