HSA环境下边缘检测的实现

2017 International Electrical Engineering Congress (iEECON) Pub Date : 2017-03-08 DOI:10.1109/IEECON.2017.8075811

S. Prongnuch, T. Wiangtong

{"title":"HSA环境下边缘检测的实现","authors":"S. Prongnuch, T. Wiangtong","doi":"10.1109/IEECON.2017.8075811","DOIUrl":null,"url":null,"abstract":"This paper presents the implementation of image edge detection on Heterogeneous System Architecture (HSA). HSA which includes ARM processor, Coprocessor and FPGA are compared with x64 CPU in terms of performance and power consumption. The experimental results show that although the best execution time is from x64 CPU, HSA has 50 times more energy efficiency. Also, HSA can exploit coprocessors and reconfigurable hardware to reduce processing time and it can achieve 1.3x speedup when process an image with the size of 512×512 pixels.","PeriodicalId":196081,"journal":{"name":"2017 International Electrical Engineering Congress (iEECON)","volume":"102 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-03-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"The implementation of edge detection on HSA environment\",\"authors\":\"S. Prongnuch, T. Wiangtong\",\"doi\":\"10.1109/IEECON.2017.8075811\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the implementation of image edge detection on Heterogeneous System Architecture (HSA). HSA which includes ARM processor, Coprocessor and FPGA are compared with x64 CPU in terms of performance and power consumption. The experimental results show that although the best execution time is from x64 CPU, HSA has 50 times more energy efficiency. Also, HSA can exploit coprocessors and reconfigurable hardware to reduce processing time and it can achieve 1.3x speedup when process an image with the size of 512×512 pixels.\",\"PeriodicalId\":196081,\"journal\":{\"name\":\"2017 International Electrical Engineering Congress (iEECON)\",\"volume\":\"102 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-03-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 International Electrical Engineering Congress (iEECON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEECON.2017.8075811\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Electrical Engineering Congress (iEECON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEECON.2017.8075811","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种基于异构系统架构(HSA)的图像边缘检测方法。HSA由ARM处理器、协处理器和FPGA组成，在性能和功耗方面与x64 CPU进行了比较。实验结果表明，虽然最佳的执行时间是在x64 CPU上，但HSA的能效是x64 CPU的50倍。此外，HSA可以利用协处理器和可重构硬件来减少处理时间，并且在处理512×512像素大小的图像时可以实现1.3倍的加速。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

The implementation of edge detection on HSA environment

This paper presents the implementation of image edge detection on Heterogeneous System Architecture (HSA). HSA which includes ARM processor, Coprocessor and FPGA are compared with x64 CPU in terms of performance and power consumption. The experimental results show that although the best execution time is from x64 CPU, HSA has 50 times more energy efficiency. Also, HSA can exploit coprocessors and reconfigurable hardware to reduce processing time and it can achieve 1.3x speedup when process an image with the size of 512×512 pixels.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2017 International Electrical Engineering Congress (iEECON)

自引率

0.00%

发文量