2.3 kV 4H-SiC累积通道jbsfet:线性、六边形和八边形电池拓扑的实验比较

Aditi Agarwal, Kijeong Han, B. Baliga
{"title":"2.3 kV 4H-SiC累积通道jbsfet:线性、六边形和八边形电池拓扑的实验比较","authors":"Aditi Agarwal, Kijeong Han, B. Baliga","doi":"10.1109/DRC50226.2020.9135164","DOIUrl":null,"url":null,"abstract":"The body diode of a SiC power MOSFET is not suitable for current conduction in the third quadrant due high on-state voltage drop, large reverse recovery losses [1] , and possibility of bipolar degradation [2] . Integrating a Junction Barrier Schottky (JBS) diode with the MOSFET (called JBSFET) solves these issues [3] , [4] for 1.2 kV devices. This paper reports experimental data on 2.3 kV JBSFETs with different cell topologies (Linear, Hexagonal and Octagonal) for the first time at this larger voltage capability .","PeriodicalId":397182,"journal":{"name":"2020 Device Research Conference (DRC)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"2.3 kV 4H-SiC Accumulation-channel JBSFETs: Experimental Comparison of Linear, Hexagonal and Octagonal Cell Topologies\",\"authors\":\"Aditi Agarwal, Kijeong Han, B. Baliga\",\"doi\":\"10.1109/DRC50226.2020.9135164\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The body diode of a SiC power MOSFET is not suitable for current conduction in the third quadrant due high on-state voltage drop, large reverse recovery losses [1] , and possibility of bipolar degradation [2] . Integrating a Junction Barrier Schottky (JBS) diode with the MOSFET (called JBSFET) solves these issues [3] , [4] for 1.2 kV devices. This paper reports experimental data on 2.3 kV JBSFETs with different cell topologies (Linear, Hexagonal and Octagonal) for the first time at this larger voltage capability .\",\"PeriodicalId\":397182,\"journal\":{\"name\":\"2020 Device Research Conference (DRC)\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 Device Research Conference (DRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DRC50226.2020.9135164\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 Device Research Conference (DRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DRC50226.2020.9135164","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

SiC功率MOSFET的主体二极管由于导通压降高、反向恢复损耗大[1]以及双极退化的可能性[2],不适合在第三象限传导电流。将结势垒肖特基(JBS)二极管与MOSFET集成(称为JBSFET)解决了1.2 kV器件的这些问题[3],[4]。本文首次报道了具有不同电池拓扑(线性、六边形和八边形)的2.3 kV jbsfet在这种较大电压能力下的实验数据。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
2.3 kV 4H-SiC Accumulation-channel JBSFETs: Experimental Comparison of Linear, Hexagonal and Octagonal Cell Topologies
The body diode of a SiC power MOSFET is not suitable for current conduction in the third quadrant due high on-state voltage drop, large reverse recovery losses [1] , and possibility of bipolar degradation [2] . Integrating a Junction Barrier Schottky (JBS) diode with the MOSFET (called JBSFET) solves these issues [3] , [4] for 1.2 kV devices. This paper reports experimental data on 2.3 kV JBSFETs with different cell topologies (Linear, Hexagonal and Octagonal) for the first time at this larger voltage capability .
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Millimeter-Wave GaN Device Modeling for Power Amplifiers Reliability of Ferroelectric HfO2-based Memories: From MOS Capacitor to FeFET Linearity by Synthesis: An Intrinsically Linear AlGaN/GaN-on-Si Transistor with OIP3/(F-1)PDC of 10.1 at 30 GHz Stopping Resistance Drift in Phase Change Memory Cells Modeling Multi-states in Ferroelectric Tunnel Junction
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1