用SIO2薄膜技术制备土壤微结构的防止缺口

J. Li, Q. Zhang, A. Liu
{"title":"用SIO2薄膜技术制备土壤微结构的防止缺口","authors":"J. Li, Q. Zhang, A. Liu","doi":"10.1142/S1465876303001794","DOIUrl":null,"url":null,"abstract":"A new thin film technique is proposed and demonstrated in this paper to prevent the notching effect on silicon on insulator (SOI) wafer micromachinig. SOI wafer provides decisive features. However, the notching effect or undercutting due to the charges built up at the surface of the buried insulation layer degrades the structures and performances of the devices. In this paper, a thin oxide film is introduced combining with multiple steps of etching to prevent the notching effect. To verify this idea, a mask with trenches from 0.4 to 20 μm was designed and the etching was carried out on SOI wafer with 35 μm device silicon layer. The etching result showed that the approach proposed is very effective on notching effect.","PeriodicalId":331001,"journal":{"name":"Int. J. Comput. Eng. Sci.","volume":"182 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Prevent Notching For Soi Microstructure Fabrication Using SIO2 Thin Film Technique\",\"authors\":\"J. Li, Q. Zhang, A. Liu\",\"doi\":\"10.1142/S1465876303001794\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new thin film technique is proposed and demonstrated in this paper to prevent the notching effect on silicon on insulator (SOI) wafer micromachinig. SOI wafer provides decisive features. However, the notching effect or undercutting due to the charges built up at the surface of the buried insulation layer degrades the structures and performances of the devices. In this paper, a thin oxide film is introduced combining with multiple steps of etching to prevent the notching effect. To verify this idea, a mask with trenches from 0.4 to 20 μm was designed and the etching was carried out on SOI wafer with 35 μm device silicon layer. The etching result showed that the approach proposed is very effective on notching effect.\",\"PeriodicalId\":331001,\"journal\":{\"name\":\"Int. J. Comput. Eng. Sci.\",\"volume\":\"182 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Int. J. Comput. Eng. Sci.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1142/S1465876303001794\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Int. J. Comput. Eng. Sci.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1142/S1465876303001794","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出并演示了一种防止绝缘体上硅(SOI)晶圆微加工中的缺口效应的新薄膜技术。SOI晶圆具有决定性的特性。然而,由于埋置绝缘层表面积聚的电荷而产生的缺口效应或凹切会降低器件的结构和性能。本文介绍了一种结合多个蚀刻步骤的氧化薄膜,以防止缺口效应。为了验证这一想法,设计了沟槽为0.4 ~ 20 μm的掩模,并在35 μm器件硅层的SOI晶圆上进行了刻蚀。刻蚀结果表明,该方法对刻蚀效果非常有效。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Prevent Notching For Soi Microstructure Fabrication Using SIO2 Thin Film Technique
A new thin film technique is proposed and demonstrated in this paper to prevent the notching effect on silicon on insulator (SOI) wafer micromachinig. SOI wafer provides decisive features. However, the notching effect or undercutting due to the charges built up at the surface of the buried insulation layer degrades the structures and performances of the devices. In this paper, a thin oxide film is introduced combining with multiple steps of etching to prevent the notching effect. To verify this idea, a mask with trenches from 0.4 to 20 μm was designed and the etching was carried out on SOI wafer with 35 μm device silicon layer. The etching result showed that the approach proposed is very effective on notching effect.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The Hybrid Boundary Element Method Applied to Problems of Potential Theory in Nonhomogeneous Materials On the Poisson's Ratio Effect on Mixed-mode Stress Intensity Factors and T-stress in Functionally Graded Materials Guest Editorial: Modeling of Functionally Graded Materials Effect of a Graded Interface on a Crack Approaching at an Oblique Angle Efficient Reformulation of the Thermal Higher-order Theory for Fgms with Locally Variable Conductivity
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1