超scsi应用的9通道RS485收发器的设计和技术要求

Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI:10.1109/BIPOL.1995.493886

M. Corsi, E. Suder, J. Tran, L. Hutter, J.P. Smith, L. Springer

{"title":"超scsi应用的9通道RS485收发器的设计和技术要求","authors":"M. Corsi, E. Suder, J. Tran, L. Hutter, J.P. Smith, L. Springer","doi":"10.1109/BIPOL.1995.493886","DOIUrl":null,"url":null,"abstract":"The design aspects of a 9-channel ultra-SCSI transceiver chip are discussed including improvements to speed, power consumption and die size over a previous generation chip, Discussion of the enabling linear BiCMOS technology and an ESD strategy, critical to the function of this class of chip, are presented. Finally, the results of prototype silicon are reviewed.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The design and technology requirements of a 9-channel RS485 transceiver for ultra-SCSI applications\",\"authors\":\"M. Corsi, E. Suder, J. Tran, L. Hutter, J.P. Smith, L. Springer\",\"doi\":\"10.1109/BIPOL.1995.493886\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The design aspects of a 9-channel ultra-SCSI transceiver chip are discussed including improvements to speed, power consumption and die size over a previous generation chip, Discussion of the enabling linear BiCMOS technology and an ESD strategy, critical to the function of this class of chip, are presented. Finally, the results of prototype silicon are reviewed.\",\"PeriodicalId\":230944,\"journal\":{\"name\":\"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-10-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/BIPOL.1995.493886\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIPOL.1995.493886","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

讨论了9通道超scsi收发器芯片的设计方面，包括比上一代芯片在速度、功耗和芯片尺寸方面的改进，并讨论了实现线性BiCMOS技术和ESD策略，这对该类芯片的功能至关重要。最后，对原型硅的研究结果进行了综述。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

The design and technology requirements of a 9-channel RS485 transceiver for ultra-SCSI applications

The design aspects of a 9-channel ultra-SCSI transceiver chip are discussed including improvements to speed, power consumption and die size over a previous generation chip, Discussion of the enabling linear BiCMOS technology and an ESD strategy, critical to the function of this class of chip, are presented. Finally, the results of prototype silicon are reviewed.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of Bipolar/Bicmos Circuits and Technology Meeting

自引率

0.00%

发文量

期刊最新文献

A BiCMOS fully-differential 10-bit 40 MHz pipelined ADC Efficient parameter extraction for the MEXTRAM model Improved collector transit time with ballistic pipi-structure in the npn-AlGaAs/GaAs HBT Silicon bipolar 12 GHz downconverter for satellite receivers Predictive modelling of lateral scaling in bipolar transistors