预测基于FPGA/ vhdl的合成产品性能的源代码度量

Oscar E. Perez-Cham, C. Montalvo, Alberto S. Núñez-Varela, Cesar Puente, L. J. Ontanon-Garcia
{"title":"预测基于FPGA/ vhdl的合成产品性能的源代码度量","authors":"Oscar E. Perez-Cham, C. Montalvo, Alberto S. Núñez-Varela, Cesar Puente, L. J. Ontanon-Garcia","doi":"10.1109/CONISOFT.2018.8645854","DOIUrl":null,"url":null,"abstract":"Current research on source code metrics is heavily focused on measuring quality attributes for object oriented source code, for common languages such as $C$++, Java and C#. However, source code metrics are good predictors and evaluators of software systems characteristics, thereby researchers have found other uses and applications for other computing related areas. In this research, source code metrics for Very High Speed Integrated Circuit Hardware Description Language (VHDL) are proposed and used to predict the synthesized product properties for Field Programmable Gate Array (FPGA) based digital systems. Code written in VHDL is used to generate a configuration file for a specific FPGA in a process named design synthesis. Physical properties of the FPG/VHDL based synthesized product are measured for performance evaluation in a testing process, but it can be a time consuming process. In this paper we aim to correlate source code metrics with the FPGA/VHDL based synthesized product properties, in order to determine if source code metrics can be used as predictors of certain synthesized product properties. A case of study correlating three source code metrics with three synthesized product properties is presented. The results of the study provide evidence that source code metrics can be used as predictors of FPGA/VHDL based synthesized product properties.","PeriodicalId":387924,"journal":{"name":"2018 6th International Conference in Software Engineering Research and Innovation (CONISOFT)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2018-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Source Code Metrics to Predict the Properties of FPGA/VHDL-Based Synthesized Products\",\"authors\":\"Oscar E. Perez-Cham, C. Montalvo, Alberto S. Núñez-Varela, Cesar Puente, L. J. Ontanon-Garcia\",\"doi\":\"10.1109/CONISOFT.2018.8645854\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Current research on source code metrics is heavily focused on measuring quality attributes for object oriented source code, for common languages such as $C$++, Java and C#. However, source code metrics are good predictors and evaluators of software systems characteristics, thereby researchers have found other uses and applications for other computing related areas. In this research, source code metrics for Very High Speed Integrated Circuit Hardware Description Language (VHDL) are proposed and used to predict the synthesized product properties for Field Programmable Gate Array (FPGA) based digital systems. Code written in VHDL is used to generate a configuration file for a specific FPGA in a process named design synthesis. Physical properties of the FPG/VHDL based synthesized product are measured for performance evaluation in a testing process, but it can be a time consuming process. In this paper we aim to correlate source code metrics with the FPGA/VHDL based synthesized product properties, in order to determine if source code metrics can be used as predictors of certain synthesized product properties. A case of study correlating three source code metrics with three synthesized product properties is presented. The results of the study provide evidence that source code metrics can be used as predictors of FPGA/VHDL based synthesized product properties.\",\"PeriodicalId\":387924,\"journal\":{\"name\":\"2018 6th International Conference in Software Engineering Research and Innovation (CONISOFT)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 6th International Conference in Software Engineering Research and Innovation (CONISOFT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CONISOFT.2018.8645854\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 6th International Conference in Software Engineering Research and Innovation (CONISOFT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CONISOFT.2018.8645854","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

当前对源代码度量的研究主要集中在度量面向对象源代码的质量属性,如c++、Java和c#等通用语言。然而,源代码度量是软件系统特性的良好预测者和评估者,因此研究人员发现了其他计算相关领域的其他用途和应用。在本研究中,提出了超高速集成电路硬件描述语言(VHDL)的源代码度量,并将其用于预测基于现场可编程门阵列(FPGA)的数字系统的合成产品特性。用VHDL编写的代码用于在称为设计合成的过程中生成特定FPGA的配置文件。基于FPG/VHDL的合成产品的物理性能在测试过程中进行测量,以进行性能评估,但这可能是一个耗时的过程。在本文中,我们的目标是将源代码度量与基于FPGA/VHDL的合成产品属性相关联,以确定源代码度量是否可以用作某些合成产品属性的预测因子。给出了一个将三个源代码度量与三个合成产物属性相关联的研究实例。研究结果表明,源代码度量可以作为基于FPGA/VHDL的合成产品性能的预测指标。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Source Code Metrics to Predict the Properties of FPGA/VHDL-Based Synthesized Products
Current research on source code metrics is heavily focused on measuring quality attributes for object oriented source code, for common languages such as $C$++, Java and C#. However, source code metrics are good predictors and evaluators of software systems characteristics, thereby researchers have found other uses and applications for other computing related areas. In this research, source code metrics for Very High Speed Integrated Circuit Hardware Description Language (VHDL) are proposed and used to predict the synthesized product properties for Field Programmable Gate Array (FPGA) based digital systems. Code written in VHDL is used to generate a configuration file for a specific FPGA in a process named design synthesis. Physical properties of the FPG/VHDL based synthesized product are measured for performance evaluation in a testing process, but it can be a time consuming process. In this paper we aim to correlate source code metrics with the FPGA/VHDL based synthesized product properties, in order to determine if source code metrics can be used as predictors of certain synthesized product properties. A case of study correlating three source code metrics with three synthesized product properties is presented. The results of the study provide evidence that source code metrics can be used as predictors of FPGA/VHDL based synthesized product properties.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
2020 8th International Conference in Software Engineering Research and Innovation (CONISOFT) Software Stability: A Systematic Literature Review Source Code Metrics to Predict the Properties of FPGA/VHDL-Based Synthesized Products Investigating the Effects of Personality on Software Design in a Higher Education Setting Through an Experiment Design of Experiments Applied to a Software Engineering Project Based on Knowledge Processes
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1