基于FPGA的边缘计算快速混合数据加密

Liu Shengiian, Yue Ximing, Ji Senzhan, Peng Yu
{"title":"基于FPGA的边缘计算快速混合数据加密","authors":"Liu Shengiian, Yue Ximing, Ji Senzhan, Peng Yu","doi":"10.1109/ICEMI46757.2019.9101802","DOIUrl":null,"url":null,"abstract":"Recently, the Internet of Things (IoT) has been widely employed in industrial field for data collection and control application based on edge computing. The data security during storage and communication is one of the most concern in industrial system for safety. While the single security strategy and low data throughput of present data security system in embedded platform is hard to meet the increasing requirements, especially in high performance edge computing platform, such as FPGA based embedded platform. Therefore, in this paper, a fast hybrid data encryption is designed and implementation in an FPGA to enhance the data security and throughput, by combining Advanced Encryption Standard (AES) encryption and Message Digest (MD5) encryption with a customized high parallel computation. Experimental results with the National Laboratory for Information Science and Technology dataset in a heterogeneous FPGA show that the proposed mixed encryption implementation can realized the data encryption with a high throughput for the security in edge computing application.","PeriodicalId":419168,"journal":{"name":"2019 14th IEEE International Conference on Electronic Measurement & Instruments (ICEMI)","volume":"111 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A fast hybrid data encryption for FPGA based edge computing\",\"authors\":\"Liu Shengiian, Yue Ximing, Ji Senzhan, Peng Yu\",\"doi\":\"10.1109/ICEMI46757.2019.9101802\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Recently, the Internet of Things (IoT) has been widely employed in industrial field for data collection and control application based on edge computing. The data security during storage and communication is one of the most concern in industrial system for safety. While the single security strategy and low data throughput of present data security system in embedded platform is hard to meet the increasing requirements, especially in high performance edge computing platform, such as FPGA based embedded platform. Therefore, in this paper, a fast hybrid data encryption is designed and implementation in an FPGA to enhance the data security and throughput, by combining Advanced Encryption Standard (AES) encryption and Message Digest (MD5) encryption with a customized high parallel computation. Experimental results with the National Laboratory for Information Science and Technology dataset in a heterogeneous FPGA show that the proposed mixed encryption implementation can realized the data encryption with a high throughput for the security in edge computing application.\",\"PeriodicalId\":419168,\"journal\":{\"name\":\"2019 14th IEEE International Conference on Electronic Measurement & Instruments (ICEMI)\",\"volume\":\"111 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 14th IEEE International Conference on Electronic Measurement & Instruments (ICEMI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEMI46757.2019.9101802\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 14th IEEE International Conference on Electronic Measurement & Instruments (ICEMI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEMI46757.2019.9101802","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

近年来,基于边缘计算的物联网(IoT)在工业领域的数据采集和控制应用得到了广泛的应用。存储和通信过程中的数据安全是工业系统安全中最为关注的问题之一。而目前嵌入式平台数据安全系统的安全策略单一,数据吞吐量低,难以满足日益增长的需求,特别是在高性能边缘计算平台,如基于FPGA的嵌入式平台。因此,本文在FPGA上设计并实现了一种快速混合数据加密,通过将高级加密标准(Advanced encryption Standard, AES)加密和消息摘要(Message Digest, MD5)加密结合定制化的高并行计算,来提高数据安全性和吞吐量。在异构FPGA上对国家信息科学与技术实验室数据集的实验结果表明,所提出的混合加密实现可以实现高吞吐量的数据加密,以保证边缘计算应用的安全性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A fast hybrid data encryption for FPGA based edge computing
Recently, the Internet of Things (IoT) has been widely employed in industrial field for data collection and control application based on edge computing. The data security during storage and communication is one of the most concern in industrial system for safety. While the single security strategy and low data throughput of present data security system in embedded platform is hard to meet the increasing requirements, especially in high performance edge computing platform, such as FPGA based embedded platform. Therefore, in this paper, a fast hybrid data encryption is designed and implementation in an FPGA to enhance the data security and throughput, by combining Advanced Encryption Standard (AES) encryption and Message Digest (MD5) encryption with a customized high parallel computation. Experimental results with the National Laboratory for Information Science and Technology dataset in a heterogeneous FPGA show that the proposed mixed encryption implementation can realized the data encryption with a high throughput for the security in edge computing application.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Localization error of magnetic dipole by measuring remote magnetic field and field-gradient tensor Design of the measurement system for the ship’s physical fields Applicability analysis of traditional uncertainty evaluation method for wind speed measurement with L-shaped pitot static tube Study on the positioning performance of a new positioning and communication fusion system Channel Mismatch Calibration in Time-Interleaved ADCs based on One-Dimensional Optimization and Trigger
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1