基于高效率vlsi方法设计的0.11 PJ/OP, 0.32-128 Tops，可扩展的多芯片模块深度神经网络加速器

{"title":"基于高效率vlsi方法设计的0.11 PJ/OP, 0.32-128 Tops，可扩展的多芯片模块深度神经网络加速器","authors":"Rangharajan Venkatesan, Y. Shao, B. Zimmer, Jason Clemons, Matthew R. Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, N. Pinckney, Priyanka Raina, S. Tell, Yanqing Zhang, W. Dally, J. Emer, C. T. Gray, S. Keckler, Brucek Khailany","doi":"10.1109/HOTCHIPS.2019.8875657","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":273415,"journal":{"name":"2019 IEEE Hot Chips 31 Symposium (HCS)","volume":"86 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A 0.11 PJ/OP, 0.32-128 Tops, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator Designed with A High-Productivity vlsi Methodology\",\"authors\":\"Rangharajan Venkatesan, Y. Shao, B. Zimmer, Jason Clemons, Matthew R. Fojtik, Nan Jiang, Ben Keller, Alicia Klinefelter, N. Pinckney, Priyanka Raina, S. Tell, Yanqing Zhang, W. Dally, J. Emer, C. T. Gray, S. Keckler, Brucek Khailany\",\"doi\":\"10.1109/HOTCHIPS.2019.8875657\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":273415,\"journal\":{\"name\":\"2019 IEEE Hot Chips 31 Symposium (HCS)\",\"volume\":\"86 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE Hot Chips 31 Symposium (HCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HOTCHIPS.2019.8875657\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Hot Chips 31 Symposium (HCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HOTCHIPS.2019.8875657","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}