VAX硬件为建议的IEEE浮点标准

1981 IEEE 5th Symposium on Computer Arithmetic (ARITH) Pub Date : 1981-05-16 DOI:10.1109/ARITH.1981.6159294

G. Taylor, D. Patterson

{"title":"VAX硬件为建议的IEEE浮点标准","authors":"G. Taylor, D. Patterson","doi":"10.1109/ARITH.1981.6159294","DOIUrl":null,"url":null,"abstract":"The proposed IEEE floating-point standard has been implemented in a substitute floating-point accelerator for the VAX∗∗ 11/780. We explain how features of the proposed standard influenced the design of the new processor. By comparing it with the original VAX accelerator, we illustrate the differences between hardware for the proposed standard and hardware for a more traditional floating-point architecture.","PeriodicalId":169426,"journal":{"name":"1981 IEEE 5th Symposium on Computer Arithmetic (ARITH)","volume":"107 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1981-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"VAX hardware for the proposed IEEE floating-point standard\",\"authors\":\"G. Taylor, D. Patterson\",\"doi\":\"10.1109/ARITH.1981.6159294\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The proposed IEEE floating-point standard has been implemented in a substitute floating-point accelerator for the VAX∗∗ 11/780. We explain how features of the proposed standard influenced the design of the new processor. By comparing it with the original VAX accelerator, we illustrate the differences between hardware for the proposed standard and hardware for a more traditional floating-point architecture.\",\"PeriodicalId\":169426,\"journal\":{\"name\":\"1981 IEEE 5th Symposium on Computer Arithmetic (ARITH)\",\"volume\":\"107 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1981-05-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1981 IEEE 5th Symposium on Computer Arithmetic (ARITH)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ARITH.1981.6159294\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1981 IEEE 5th Symposium on Computer Arithmetic (ARITH)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ARITH.1981.6159294","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 8

摘要

提出的IEEE浮点标准已在VAX * * 11/780的替代浮点加速器中实现。我们将解释拟议标准的特性如何影响新处理器的设计。通过将其与原始的VAX加速器进行比较，我们说明了所提议标准的硬件与更传统的浮点体系结构的硬件之间的差异。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

VAX hardware for the proposed IEEE floating-point standard

The proposed IEEE floating-point standard has been implemented in a substitute floating-point accelerator for the VAX∗∗ 11/780. We explain how features of the proposed standard influenced the design of the new processor. By comparing it with the original VAX accelerator, we illustrate the differences between hardware for the proposed standard and hardware for a more traditional floating-point architecture.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1981 IEEE 5th Symposium on Computer Arithmetic (ARITH)

自引率

0.00%

发文量

期刊最新文献

A systematic approach to the design of structures for arithmetic Compound algorithms for digit online arithmetic A systematic approach to the design of structures for addition and subtraction — Case of radix r = mk Extension of the MC68000 architecture to include Standard Floating-point arithmetic Floating-point on-line arithmetic: Algorithms