{"title":"具有时序逻辑的接口规范","authors":"M. Kooij","doi":"10.1145/75199.75216","DOIUrl":null,"url":null,"abstract":"This paper describes developments and experience in the ESPRIT project 1283: “VDM for Interfaces of the PCTE”. It shows the way temporal logic is used in combination with the relational VDM method in order to write interface specifications for large reactive systems. It is shown tlhat in this way a specification can be written both usable for implementors and users of an interface. The ability to dlistinguish within the logic between an internal and an external action appears to be very important.","PeriodicalId":435917,"journal":{"name":"International Workshop on Software Specification and Design","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Interface specification with temporal logic\",\"authors\":\"M. Kooij\",\"doi\":\"10.1145/75199.75216\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes developments and experience in the ESPRIT project 1283: “VDM for Interfaces of the PCTE”. It shows the way temporal logic is used in combination with the relational VDM method in order to write interface specifications for large reactive systems. It is shown tlhat in this way a specification can be written both usable for implementors and users of an interface. The ability to dlistinguish within the logic between an internal and an external action appears to be very important.\",\"PeriodicalId\":435917,\"journal\":{\"name\":\"International Workshop on Software Specification and Design\",\"volume\":\"44 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Workshop on Software Specification and Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/75199.75216\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Workshop on Software Specification and Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/75199.75216","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
This paper describes developments and experience in the ESPRIT project 1283: “VDM for Interfaces of the PCTE”. It shows the way temporal logic is used in combination with the relational VDM method in order to write interface specifications for large reactive systems. It is shown tlhat in this way a specification can be written both usable for implementors and users of an interface. The ability to dlistinguish within the logic between an internal and an external action appears to be very important.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
