VLSI实现相机数字信号处理器的文件投影系统

Shih-Chang Hsia, Po-Shien Tsai
{"title":"VLSI实现相机数字信号处理器的文件投影系统","authors":"Shih-Chang Hsia, Po-Shien Tsai","doi":"10.1109/ICSPS.2010.5555444","DOIUrl":null,"url":null,"abstract":"The camera digital signal processing (DSP) core is a key component for a video catching system. In this study, first high-performance and low-complexity algorithms are developed for the camera DSP system. The main functions involve the color interpolation, white balance, color space transformation, auto gain control, edge enhancement and color enhancement. Simulations demonstrate that the proposed method can achieve good quality as for a color-filter-array format camera. Based on the algorithms, the DSP processor is developed with pipelined structure. The prototyping chip is verified with one FPGA device, and then its ASIC is also realized with 0.35um CMOS process. A real-time camera system with 1270×792 resolutions is successfully demonstrated by the combination with the extra components within one PCB broad.","PeriodicalId":234084,"journal":{"name":"2010 2nd International Conference on Signal Processing Systems","volume":"8 4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-07-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"VLSI implementation of camera digital signal processor for document projection system\",\"authors\":\"Shih-Chang Hsia, Po-Shien Tsai\",\"doi\":\"10.1109/ICSPS.2010.5555444\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The camera digital signal processing (DSP) core is a key component for a video catching system. In this study, first high-performance and low-complexity algorithms are developed for the camera DSP system. The main functions involve the color interpolation, white balance, color space transformation, auto gain control, edge enhancement and color enhancement. Simulations demonstrate that the proposed method can achieve good quality as for a color-filter-array format camera. Based on the algorithms, the DSP processor is developed with pipelined structure. The prototyping chip is verified with one FPGA device, and then its ASIC is also realized with 0.35um CMOS process. A real-time camera system with 1270×792 resolutions is successfully demonstrated by the combination with the extra components within one PCB broad.\",\"PeriodicalId\":234084,\"journal\":{\"name\":\"2010 2nd International Conference on Signal Processing Systems\",\"volume\":\"8 4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-07-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 2nd International Conference on Signal Processing Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSPS.2010.5555444\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 2nd International Conference on Signal Processing Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSPS.2010.5555444","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

摄像机数字信号处理(DSP)核心是视频采集系统的关键部件。本文首先针对摄像机DSP系统开发了高性能、低复杂度的算法。主要功能包括色彩插值、白平衡、色彩空间变换、自动增益控制、边缘增强和色彩增强。仿真结果表明,对于彩色滤光片阵列格式的摄像机,该方法可以获得较好的图像质量。在此基础上,开发了流水线结构的DSP处理器。在一个FPGA器件上验证了原型芯片,然后用0.35um CMOS工艺实现了其ASIC。通过与一个PCB宽内的额外组件相结合,成功地演示了具有1270×792分辨率的实时摄像系统。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
VLSI implementation of camera digital signal processor for document projection system
The camera digital signal processing (DSP) core is a key component for a video catching system. In this study, first high-performance and low-complexity algorithms are developed for the camera DSP system. The main functions involve the color interpolation, white balance, color space transformation, auto gain control, edge enhancement and color enhancement. Simulations demonstrate that the proposed method can achieve good quality as for a color-filter-array format camera. Based on the algorithms, the DSP processor is developed with pipelined structure. The prototyping chip is verified with one FPGA device, and then its ASIC is also realized with 0.35um CMOS process. A real-time camera system with 1270×792 resolutions is successfully demonstrated by the combination with the extra components within one PCB broad.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Cover page Simulation and character recognition for Plate Marking Machine Syllable segmentation of Telugu document images The characteristics and identification of “oil bright spot” in Chepaizi A general two-dimensional spectrum based on polynomial range model for medium-earth-orbit Synthetic Aperture Radar signal processing
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1