用于宽带CDMA WLL系统的反向链路接收专用集成电路

Y. Jeong, J. Chung
{"title":"用于宽带CDMA WLL系统的反向链路接收专用集成电路","authors":"Y. Jeong, J. Chung","doi":"10.1109/ICPWC.1997.655545","DOIUrl":null,"url":null,"abstract":"The wireless local loop (WLL) is an access system that uses a wireless link to connect subscribers to their local exchange in place of conventional copper cable. We propose a common air interface for a wideband CDMA WLL system. This paper describes the design and implementation of a digital receiver ASIC for the proposed wideband CDMA WLL system. The proposed reverse link transmitter structure is described followed by the design specification of the reverse link receiver. The operation of the implemented reverse link receiver ASIC is verified by the system timing simulation. The total gate number of the receiver ASIC including the code acquisition module, code tracking and data demodulation module, and the Viterbi decoder module is about 150,000. For the purpose of the ASIC implementation, 0.6 /spl mu/m CMOS technology is used. The implemented reverse link receiver ASIC can operate at clock frequencies of up to 65.536 MHz.","PeriodicalId":166667,"journal":{"name":"1997 IEEE International Conference on Personal Wireless Communications (Cat. No.97TH8338)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Reverse link receiver ASIC for wideband CDMA WLL system\",\"authors\":\"Y. Jeong, J. Chung\",\"doi\":\"10.1109/ICPWC.1997.655545\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The wireless local loop (WLL) is an access system that uses a wireless link to connect subscribers to their local exchange in place of conventional copper cable. We propose a common air interface for a wideband CDMA WLL system. This paper describes the design and implementation of a digital receiver ASIC for the proposed wideband CDMA WLL system. The proposed reverse link transmitter structure is described followed by the design specification of the reverse link receiver. The operation of the implemented reverse link receiver ASIC is verified by the system timing simulation. The total gate number of the receiver ASIC including the code acquisition module, code tracking and data demodulation module, and the Viterbi decoder module is about 150,000. For the purpose of the ASIC implementation, 0.6 /spl mu/m CMOS technology is used. The implemented reverse link receiver ASIC can operate at clock frequencies of up to 65.536 MHz.\",\"PeriodicalId\":166667,\"journal\":{\"name\":\"1997 IEEE International Conference on Personal Wireless Communications (Cat. No.97TH8338)\",\"volume\":\"50 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-12-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1997 IEEE International Conference on Personal Wireless Communications (Cat. No.97TH8338)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICPWC.1997.655545\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 IEEE International Conference on Personal Wireless Communications (Cat. No.97TH8338)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICPWC.1997.655545","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

无线本地环路(WLL)是一种接入系统,它使用无线链路代替传统的铜缆将用户连接到本地交换机。我们提出了一种用于宽带CDMA井眼系统的通用空中接口。本文介绍了宽带CDMA WLL系统的数字接收机ASIC的设计与实现。介绍了所提出的反向链路发射机结构,并给出了反向链路接收机的设计规范。通过系统时序仿真验证了所实现的反向链路接收ASIC的工作性能。接收机ASIC包括码采集模块、码跟踪和数据解调模块、维特比解码器模块的总门数约为15万。为了实现ASIC,采用0.6 /spl mu/m CMOS技术。所实现的反向链路接收器ASIC可以在高达65.536 MHz的时钟频率下工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Reverse link receiver ASIC for wideband CDMA WLL system
The wireless local loop (WLL) is an access system that uses a wireless link to connect subscribers to their local exchange in place of conventional copper cable. We propose a common air interface for a wideband CDMA WLL system. This paper describes the design and implementation of a digital receiver ASIC for the proposed wideband CDMA WLL system. The proposed reverse link transmitter structure is described followed by the design specification of the reverse link receiver. The operation of the implemented reverse link receiver ASIC is verified by the system timing simulation. The total gate number of the receiver ASIC including the code acquisition module, code tracking and data demodulation module, and the Viterbi decoder module is about 150,000. For the purpose of the ASIC implementation, 0.6 /spl mu/m CMOS technology is used. The implemented reverse link receiver ASIC can operate at clock frequencies of up to 65.536 MHz.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design of a personal communication services network (PCSN) for optimum location area size A flexible and fast event-driven simulator for wireless MAC protocols A hybrid TDMA/CDMA mobile cellular system using complementary code sets as multiple access codes Wireless technology-a skyway to the future Equalization for multipulse modulation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1