大规模并行架构:在神经网络仿真和图像重建中的应用

D. Lattard, B. Faure, G. Mazaré
{"title":"大规模并行架构:在神经网络仿真和图像重建中的应用","authors":"D. Lattard, B. Faure, G. Mazaré","doi":"10.1109/ASAP.1990.145458","DOIUrl":null,"url":null,"abstract":"The authors present two applications of a specific cellular architecture: emulation of the recall and learning for feedforward neural networks and parallel image reconstruction. This architecture is based on a bidimensional array of asynchronous processing elements, the cells, which can communicate between themselves by message transfers. Each cell includes a rotating routing part ensuring the message transportation through the array and a processing part dedicated to a particular application. The specificity of the processing part demands that it be redesigned for each application but leads to very fast computing and low complexity. This architecture can process algorithms not regular enough for SIMD machines. The cellular architecture is described, the feedforward neural network accelerator is introduced, the learning is discussed, and some time performances, evaluated by computer simulation, are given. The image reconstruction problem, its parallelization, some results of both functional and behavioral simulations, the realization of the circuit, and some test results are presented.<<ETX>>","PeriodicalId":438078,"journal":{"name":"[1990] Proceedings of the International Conference on Application Specific Array Processors","volume":"386 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Massively parallel architecture: application to neural net emulation and image reconstruction\",\"authors\":\"D. Lattard, B. Faure, G. Mazaré\",\"doi\":\"10.1109/ASAP.1990.145458\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors present two applications of a specific cellular architecture: emulation of the recall and learning for feedforward neural networks and parallel image reconstruction. This architecture is based on a bidimensional array of asynchronous processing elements, the cells, which can communicate between themselves by message transfers. Each cell includes a rotating routing part ensuring the message transportation through the array and a processing part dedicated to a particular application. The specificity of the processing part demands that it be redesigned for each application but leads to very fast computing and low complexity. This architecture can process algorithms not regular enough for SIMD machines. The cellular architecture is described, the feedforward neural network accelerator is introduced, the learning is discussed, and some time performances, evaluated by computer simulation, are given. The image reconstruction problem, its parallelization, some results of both functional and behavioral simulations, the realization of the circuit, and some test results are presented.<<ETX>>\",\"PeriodicalId\":438078,\"journal\":{\"name\":\"[1990] Proceedings of the International Conference on Application Specific Array Processors\",\"volume\":\"386 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[1990] Proceedings of the International Conference on Application Specific Array Processors\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASAP.1990.145458\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1990] Proceedings of the International Conference on Application Specific Array Processors","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASAP.1990.145458","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

作者提出了一种特定细胞结构的两种应用:前馈神经网络的回忆和学习仿真以及并行图像重建。该体系结构基于异步处理元素(单元)的二维数组,单元之间可以通过消息传输进行通信。每个单元包括确保消息通过阵列传输的旋转路由部分和专用于特定应用程序的处理部分。处理部分的特殊性要求为每个应用程序重新设计,但导致非常快速的计算和低复杂性。这种体系结构可以处理对于SIMD机器来说不够规则的算法。描述了细胞结构,引入了前馈神经网络加速器,讨论了学习问题,并给出了一些时间性能,并用计算机仿真对其进行了评价。给出了图像重构问题及其并行化、一些功能和行为的仿真结果、电路的实现和一些测试结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Massively parallel architecture: application to neural net emulation and image reconstruction
The authors present two applications of a specific cellular architecture: emulation of the recall and learning for feedforward neural networks and parallel image reconstruction. This architecture is based on a bidimensional array of asynchronous processing elements, the cells, which can communicate between themselves by message transfers. Each cell includes a rotating routing part ensuring the message transportation through the array and a processing part dedicated to a particular application. The specificity of the processing part demands that it be redesigned for each application but leads to very fast computing and low complexity. This architecture can process algorithms not regular enough for SIMD machines. The cellular architecture is described, the feedforward neural network accelerator is introduced, the learning is discussed, and some time performances, evaluated by computer simulation, are given. The image reconstruction problem, its parallelization, some results of both functional and behavioral simulations, the realization of the circuit, and some test results are presented.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design of run-time fault-tolerant arrays of self-checking processing elements Domain flow and streaming architectures A fault-tolerant two-dimensional sorting network Algorithmic mapping of neural network models onto parallel SIMD machines The bit-serial systolic back-projection engine (BSSBPE)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1