步态活动分类支持向量机的FPGA实现

Madaoui Lotfi, M. Kedir-Talha
{"title":"步态活动分类支持向量机的FPGA实现","authors":"Madaoui Lotfi, M. Kedir-Talha","doi":"10.1109/EDiS57230.2022.9996523","DOIUrl":null,"url":null,"abstract":"People with lower limb amputations suffer from mobility limitations that degrade their quality of life. In this paper, we propose a hardware system dedicated to human walking activity recognition for smart prostheses, which uses a support vector machine (SVM) algorithm and time domain features to perform activity classification. To achieve a flexible and efficient hardware design, the architecture is implemented on FPGA Nexys 4 Artix 7 board using the Xilinx System Generator (XSG) for DSP. The performance evaluation of the proposed system has been done through a comparative study, the comparison has been done between floating point MATLAB results and fixed point XSG results.","PeriodicalId":288133,"journal":{"name":"2022 3rd International Conference on Embedded & Distributed Systems (EDiS)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"FPGA Implementation of Support Vector Machine for Gait Activity Classification\",\"authors\":\"Madaoui Lotfi, M. Kedir-Talha\",\"doi\":\"10.1109/EDiS57230.2022.9996523\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"People with lower limb amputations suffer from mobility limitations that degrade their quality of life. In this paper, we propose a hardware system dedicated to human walking activity recognition for smart prostheses, which uses a support vector machine (SVM) algorithm and time domain features to perform activity classification. To achieve a flexible and efficient hardware design, the architecture is implemented on FPGA Nexys 4 Artix 7 board using the Xilinx System Generator (XSG) for DSP. The performance evaluation of the proposed system has been done through a comparative study, the comparison has been done between floating point MATLAB results and fixed point XSG results.\",\"PeriodicalId\":288133,\"journal\":{\"name\":\"2022 3rd International Conference on Embedded & Distributed Systems (EDiS)\",\"volume\":\"50 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-11-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 3rd International Conference on Embedded & Distributed Systems (EDiS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDiS57230.2022.9996523\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 3rd International Conference on Embedded & Distributed Systems (EDiS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDiS57230.2022.9996523","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

下肢截肢患者的活动能力受到限制,从而降低了他们的生活质量。本文提出了一种针对智能假肢的人体行走活动识别硬件系统,该系统采用支持向量机(SVM)算法和时域特征进行活动分类。为了实现灵活高效的硬件设计,该架构采用Xilinx System Generator (XSG)作为DSP,在FPGA Nexys 4 Artix 7板上实现。通过对比研究对所提出的系统进行了性能评价,将浮点数MATLAB结果与定点XSG结果进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
FPGA Implementation of Support Vector Machine for Gait Activity Classification
People with lower limb amputations suffer from mobility limitations that degrade their quality of life. In this paper, we propose a hardware system dedicated to human walking activity recognition for smart prostheses, which uses a support vector machine (SVM) algorithm and time domain features to perform activity classification. To achieve a flexible and efficient hardware design, the architecture is implemented on FPGA Nexys 4 Artix 7 board using the Xilinx System Generator (XSG) for DSP. The performance evaluation of the proposed system has been done through a comparative study, the comparison has been done between floating point MATLAB results and fixed point XSG results.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Toward an iterative discretization approach for optimal sensor placement Blockchain-Based Conditional Privacy-Preserving Authentication Mechanism for Vehicular Fog Networks Efficient energy smart sensor for fall detection based on accelerometer data and CNN model Fault Tolerant Analysis using Serial-Triple Modular Redundancy (S-TMR) on TBCD Ultra Low Energy Communication Protocol for Biosensors Unsupervised Two-Stage TR-PCANet Deep Network For Unconstrained Ear Identification
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1