光终端IC:一个2.4 Gb/s的接收器和一个1:16的解复用器

Proceedings of Bipolar/Bicmos Circuits and Technology Meeting Pub Date : 1995-10-02 DOI:10.1109/BIPOL.1995.493889

F. Sato, H. Tezuka, M. Soda, T. Hashimoto, T. Suzaki, T. Tatsumi, T. Morikawa, T. Tashiro

{"title":"光终端IC:一个2.4 Gb/s的接收器和一个1:16的解复用器","authors":"F. Sato, H. Tezuka, M. Soda, T. Hashimoto, T. Suzaki, T. Tatsumi, T. Morikawa, T. Tashiro","doi":"10.1109/BIPOL.1995.493889","DOIUrl":null,"url":null,"abstract":"This paper reports the 2.4 Gb/s optical terminal IC integrating high-speed analog and digital circuits for future optical networks. The IC consists of a receiver (a preamplifier, an automatic gain control (AGC) amplifier, a phase-locked-loop (PLL), a D-F/F), and a 1:16 demultiplexer (DMUX). An input offset control circuit is included in the AGC amplifier for wide dynamic range. The trench isolation and SOI technologies are introduced to reduce the crosstalk effect between the amplifiers and the PLL.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"61 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"The optical terminal IC: A 2.4 Gb/s receiver and a 1:16 demultiplexer in one chip\",\"authors\":\"F. Sato, H. Tezuka, M. Soda, T. Hashimoto, T. Suzaki, T. Tatsumi, T. Morikawa, T. Tashiro\",\"doi\":\"10.1109/BIPOL.1995.493889\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper reports the 2.4 Gb/s optical terminal IC integrating high-speed analog and digital circuits for future optical networks. The IC consists of a receiver (a preamplifier, an automatic gain control (AGC) amplifier, a phase-locked-loop (PLL), a D-F/F), and a 1:16 demultiplexer (DMUX). An input offset control circuit is included in the AGC amplifier for wide dynamic range. The trench isolation and SOI technologies are introduced to reduce the crosstalk effect between the amplifiers and the PLL.\",\"PeriodicalId\":230944,\"journal\":{\"name\":\"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting\",\"volume\":\"61 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-10-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/BIPOL.1995.493889\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIPOL.1995.493889","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文报道了未来光网络中集成高速模拟和数字电路的2.4 Gb/s光终端集成电路。该集成电路由接收器(前置放大器，自动增益控制(AGC)放大器，锁相环(PLL)， D-F/F)和1:16解复用器(DMUX)组成。在AGC放大器中包含一个输入偏置控制电路，用于宽动态范围。引入了沟槽隔离和SOI技术来减少放大器与锁相环之间的串扰效应。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

The optical terminal IC: A 2.4 Gb/s receiver and a 1:16 demultiplexer in one chip

This paper reports the 2.4 Gb/s optical terminal IC integrating high-speed analog and digital circuits for future optical networks. The IC consists of a receiver (a preamplifier, an automatic gain control (AGC) amplifier, a phase-locked-loop (PLL), a D-F/F), and a 1:16 demultiplexer (DMUX). An input offset control circuit is included in the AGC amplifier for wide dynamic range. The trench isolation and SOI technologies are introduced to reduce the crosstalk effect between the amplifiers and the PLL.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of Bipolar/Bicmos Circuits and Technology Meeting

自引率

0.00%

发文量

期刊最新文献

A BiCMOS fully-differential 10-bit 40 MHz pipelined ADC Efficient parameter extraction for the MEXTRAM model Improved collector transit time with ballistic pipi-structure in the npn-AlGaAs/GaAs HBT Silicon bipolar 12 GHz downconverter for satellite receivers Predictive modelling of lateral scaling in bipolar transistors