{"title":"数字控制器的降阶建模算法","authors":"A. Sahani, S. K. Nagar, J. Pal","doi":"10.1109/ICIT.2000.854264","DOIUrl":null,"url":null,"abstract":"An algorithm for designing reduced order digital controller which can replace an existing high order cascade digital controller is presented. The parameters of the reduced order controller are obtained by applying frequency response technique. The new algorithm is illustrated by some examples.","PeriodicalId":405648,"journal":{"name":"Proceedings of IEEE International Conference on Industrial Technology 2000 (IEEE Cat. No.00TH8482)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-01-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An algorithm for reduced order modelling of digital controllers\",\"authors\":\"A. Sahani, S. K. Nagar, J. Pal\",\"doi\":\"10.1109/ICIT.2000.854264\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An algorithm for designing reduced order digital controller which can replace an existing high order cascade digital controller is presented. The parameters of the reduced order controller are obtained by applying frequency response technique. The new algorithm is illustrated by some examples.\",\"PeriodicalId\":405648,\"journal\":{\"name\":\"Proceedings of IEEE International Conference on Industrial Technology 2000 (IEEE Cat. No.00TH8482)\",\"volume\":\"38 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-01-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of IEEE International Conference on Industrial Technology 2000 (IEEE Cat. No.00TH8482)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIT.2000.854264\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE International Conference on Industrial Technology 2000 (IEEE Cat. No.00TH8482)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIT.2000.854264","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An algorithm for reduced order modelling of digital controllers
An algorithm for designing reduced order digital controller which can replace an existing high order cascade digital controller is presented. The parameters of the reduced order controller are obtained by applying frequency response technique. The new algorithm is illustrated by some examples.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
