多通道神经记录与刺激集成电路的可测试性设计

P. Kmon, P. Otfinowski, P. Grybos, R. Szczygiel, M. Zoladz, A. Lisicka
{"title":"多通道神经记录与刺激集成电路的可测试性设计","authors":"P. Kmon, P. Otfinowski, P. Grybos, R. Szczygiel, M. Zoladz, A. Lisicka","doi":"10.1109/MIXDES.2015.7208532","DOIUrl":null,"url":null,"abstract":"We report on design of the 100 channel integrated circuit (10×10 pixel matrix) destined to complex neurobiology experiments. The chip is dedicated to both recording and stimulating neural activity and its predominant attributes comes from its individual digital control of both blocks and allocation of both in each of the pixel. Additionally, the integrated circuit is composed of RAM, ADC, bandgap reference, programmable analog multiplexer and programmable biasing block. The chip is designed in CMOS 180mn process and occupies 5×5 mm2. The paper focuses on design of these type of chips in order to facilitate its tests. The main IC's blocks are described and its preliminary measurements are shown.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design for the testability of the multichannel neural recording and stimulating integrated circuit\",\"authors\":\"P. Kmon, P. Otfinowski, P. Grybos, R. Szczygiel, M. Zoladz, A. Lisicka\",\"doi\":\"10.1109/MIXDES.2015.7208532\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We report on design of the 100 channel integrated circuit (10×10 pixel matrix) destined to complex neurobiology experiments. The chip is dedicated to both recording and stimulating neural activity and its predominant attributes comes from its individual digital control of both blocks and allocation of both in each of the pixel. Additionally, the integrated circuit is composed of RAM, ADC, bandgap reference, programmable analog multiplexer and programmable biasing block. The chip is designed in CMOS 180mn process and occupies 5×5 mm2. The paper focuses on design of these type of chips in order to facilitate its tests. The main IC's blocks are described and its preliminary measurements are shown.\",\"PeriodicalId\":188240,\"journal\":{\"name\":\"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)\",\"volume\":\"20 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-06-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MIXDES.2015.7208532\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIXDES.2015.7208532","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

我们报告设计的100通道集成电路(10×10像素矩阵)注定复杂的神经生物学实验。该芯片致力于记录和刺激神经活动,其主要属性来自其对每个像素的两个块和分配的单独数字控制。此外,集成电路由RAM、ADC、带隙基准、可编程模拟多路复用器和可编程偏置块组成。该芯片采用CMOS 180mn工艺设计,占地5×5 mm2。本文着重对这类芯片进行设计,以便于对其进行测试。介绍了主要的集成电路模块,并给出了初步的测量结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design for the testability of the multichannel neural recording and stimulating integrated circuit
We report on design of the 100 channel integrated circuit (10×10 pixel matrix) destined to complex neurobiology experiments. The chip is dedicated to both recording and stimulating neural activity and its predominant attributes comes from its individual digital control of both blocks and allocation of both in each of the pixel. Additionally, the integrated circuit is composed of RAM, ADC, bandgap reference, programmable analog multiplexer and programmable biasing block. The chip is designed in CMOS 180mn process and occupies 5×5 mm2. The paper focuses on design of these type of chips in order to facilitate its tests. The main IC's blocks are described and its preliminary measurements are shown.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The future is MEMS design considerations of microelectromechanical systems at Bosch Estimation of heat transfer coefficient temperature dependence from cooling curve measurements A new ultra high speed 7-2 compressor with a new structure Numerical solution of 1-D DPL heat transfer equation Design of building blocks of an X-band silicon integrated transceiver for FMCW radar
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1