{"title":"模拟和数字误差检测系统的设计","authors":"A.A. Ei-Azm","doi":"10.1109/IMTC.1994.351843","DOIUrl":null,"url":null,"abstract":"In this paper, a theoretical design of an error detecting system which can be used to measure the bit error rate in the repeaters of digital transmission systems with binary block codes of bounded digital sum is described. Any crossing to such bounds due to an error leads to violations after a certain time. Moments of detecting these violations as well as the interval time between them are computed. The detecting system is designed in both analog and digital circuits with acceptable circuit complexity and low power consumptions.<<ETX>>","PeriodicalId":231484,"journal":{"name":"Conference Proceedings. 10th Anniversary. IMTC/94. Advanced Technologies in I & M. 1994 IEEE Instrumentation and Measurement Technolgy Conference (Cat. No.94CH3424-9)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-05-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of analog and digital error detector systems\",\"authors\":\"A.A. Ei-Azm\",\"doi\":\"10.1109/IMTC.1994.351843\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a theoretical design of an error detecting system which can be used to measure the bit error rate in the repeaters of digital transmission systems with binary block codes of bounded digital sum is described. Any crossing to such bounds due to an error leads to violations after a certain time. Moments of detecting these violations as well as the interval time between them are computed. The detecting system is designed in both analog and digital circuits with acceptable circuit complexity and low power consumptions.<<ETX>>\",\"PeriodicalId\":231484,\"journal\":{\"name\":\"Conference Proceedings. 10th Anniversary. IMTC/94. Advanced Technologies in I & M. 1994 IEEE Instrumentation and Measurement Technolgy Conference (Cat. No.94CH3424-9)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-05-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Conference Proceedings. 10th Anniversary. IMTC/94. Advanced Technologies in I & M. 1994 IEEE Instrumentation and Measurement Technolgy Conference (Cat. No.94CH3424-9)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMTC.1994.351843\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Proceedings. 10th Anniversary. IMTC/94. Advanced Technologies in I & M. 1994 IEEE Instrumentation and Measurement Technolgy Conference (Cat. No.94CH3424-9)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMTC.1994.351843","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of analog and digital error detector systems
In this paper, a theoretical design of an error detecting system which can be used to measure the bit error rate in the repeaters of digital transmission systems with binary block codes of bounded digital sum is described. Any crossing to such bounds due to an error leads to violations after a certain time. Moments of detecting these violations as well as the interval time between them are computed. The detecting system is designed in both analog and digital circuits with acceptable circuit complexity and low power consumptions.<>
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
