Mohamed Amine-Bounouar, A. Beaumont, K. E. Hajjam, F. Calmon, D. Drouin
{"title":"基于室温双栅单电子晶体管的标准电池库","authors":"Mohamed Amine-Bounouar, A. Beaumont, K. E. Hajjam, F. Calmon, D. Drouin","doi":"10.1145/2765491.2765518","DOIUrl":null,"url":null,"abstract":"Single Electron Transistors have the potential to be a very promising candidate for future computing architectures due to their low voltage operation and low power consumption. In this paper, we present a family of digital logic cells based on double gate metallic SET working at room temperature. An evaluation of the performances characteristics in terms of power consumption and delay is detailed.","PeriodicalId":287602,"journal":{"name":"2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-07-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Room temperature double gate Single Electron Transistor based standard cell library\",\"authors\":\"Mohamed Amine-Bounouar, A. Beaumont, K. E. Hajjam, F. Calmon, D. Drouin\",\"doi\":\"10.1145/2765491.2765518\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Single Electron Transistors have the potential to be a very promising candidate for future computing architectures due to their low voltage operation and low power consumption. In this paper, we present a family of digital logic cells based on double gate metallic SET working at room temperature. An evaluation of the performances characteristics in terms of power consumption and delay is detailed.\",\"PeriodicalId\":287602,\"journal\":{\"name\":\"2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-07-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/2765491.2765518\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/2765491.2765518","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Room temperature double gate Single Electron Transistor based standard cell library
Single Electron Transistors have the potential to be a very promising candidate for future computing architectures due to their low voltage operation and low power consumption. In this paper, we present a family of digital logic cells based on double gate metallic SET working at room temperature. An evaluation of the performances characteristics in terms of power consumption and delay is detailed.