改进的基于MLBF的一维小波变换结构

2015 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC) Pub Date : 2015-12-01 DOI:10.1109/ICCIC.2015.7435695

S. V. B. Bala Sai, I. Mamatha, Shikha Tripathi, Sudarshan TSB

{"title":"改进的基于MLBF的一维小波变换结构","authors":"S. V. B. Bala Sai, I. Mamatha, Shikha Tripathi, Sudarshan TSB","doi":"10.1109/ICCIC.2015.7435695","DOIUrl":null,"url":null,"abstract":"This work proposes an architecture for fast computation of 1-D Discrete Wavelet Transform (DWT). Existing MAC loop based filter (MLBF) is modified and a poly-phase structure for 1-D DWT is proposed. Proposed structure improves the throughput by 1.5x while using almost double the hardware as that of the existing structure. 1-D DWT using existing MLBF structure and proposed structure are simulated using ModelSim and synthesized using Xilinx ISE 14.2 on Virtex-6 XC6VCX240T-2FF784 target device. It is observed that the proposed architecture can be operated at a maximum frequency of 163.59MHz. The simulation results obtained from ModelSim is compared with MatLab R2010a output and found to be accurate.","PeriodicalId":276894,"journal":{"name":"2015 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC)","volume":"83 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Modified MLBF based architecture for 1-D DWT\",\"authors\":\"S. V. B. Bala Sai, I. Mamatha, Shikha Tripathi, Sudarshan TSB\",\"doi\":\"10.1109/ICCIC.2015.7435695\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work proposes an architecture for fast computation of 1-D Discrete Wavelet Transform (DWT). Existing MAC loop based filter (MLBF) is modified and a poly-phase structure for 1-D DWT is proposed. Proposed structure improves the throughput by 1.5x while using almost double the hardware as that of the existing structure. 1-D DWT using existing MLBF structure and proposed structure are simulated using ModelSim and synthesized using Xilinx ISE 14.2 on Virtex-6 XC6VCX240T-2FF784 target device. It is observed that the proposed architecture can be operated at a maximum frequency of 163.59MHz. The simulation results obtained from ModelSim is compared with MatLab R2010a output and found to be accurate.\",\"PeriodicalId\":276894,\"journal\":{\"name\":\"2015 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC)\",\"volume\":\"83 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCIC.2015.7435695\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCIC.2015.7435695","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一种快速计算一维离散小波变换(DWT)的结构。对现有的基于MAC环的滤波器(MLBF)进行了改进，提出了一种用于一维小波变换的多相结构。所提出的结构将吞吐量提高了1.5倍，同时使用的硬件几乎是现有结构的两倍。在Virtex-6 XC6VCX240T-2FF784目标设备上，使用ModelSim对现有MLBF结构和所提出结构进行一维DWT仿真，并使用Xilinx ISE 14.2进行合成。观察到所提出的架构可以在163.59MHz的最大频率下工作。将ModelSim软件的仿真结果与MatLab R2010a输出进行了比较，发现仿真结果是准确的。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Modified MLBF based architecture for 1-D DWT

This work proposes an architecture for fast computation of 1-D Discrete Wavelet Transform (DWT). Existing MAC loop based filter (MLBF) is modified and a poly-phase structure for 1-D DWT is proposed. Proposed structure improves the throughput by 1.5x while using almost double the hardware as that of the existing structure. 1-D DWT using existing MLBF structure and proposed structure are simulated using ModelSim and synthesized using Xilinx ISE 14.2 on Virtex-6 XC6VCX240T-2FF784 target device. It is observed that the proposed architecture can be operated at a maximum frequency of 163.59MHz. The simulation results obtained from ModelSim is compared with MatLab R2010a output and found to be accurate.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2015 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC)

自引率

0.00%

发文量