验证一个32位的RISC处理器核心

2004 International Symposium on System-on-Chip, 2004. Proceedings. Pub Date : 2004-11-16 DOI:10.1109/ISSOC.2004.1411161

Tuukka Kasanko, J. Nurmi

{"title":"验证一个32位的RISC处理器核心","authors":"Tuukka Kasanko, J. Nurmi","doi":"10.1109/ISSOC.2004.1411161","DOIUrl":null,"url":null,"abstract":"Verification is currently the most time consuming task in the development of new designs. Automation must be introduced in order to achieve satisfactory results within reasonable time. This work presents how verification was conducted for one SoC component, a 32-bit RISC processor core. A wide variety of tools and methods were used in the process.","PeriodicalId":268122,"journal":{"name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Verification of a 32-bit RISC processor core\",\"authors\":\"Tuukka Kasanko, J. Nurmi\",\"doi\":\"10.1109/ISSOC.2004.1411161\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Verification is currently the most time consuming task in the development of new designs. Automation must be introduced in order to achieve satisfactory results within reasonable time. This work presents how verification was conducted for one SoC component, a 32-bit RISC processor core. A wide variety of tools and methods were used in the process.\",\"PeriodicalId\":268122,\"journal\":{\"name\":\"2004 International Symposium on System-on-Chip, 2004. Proceedings.\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-11-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 International Symposium on System-on-Chip, 2004. Proceedings.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSOC.2004.1411161\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSOC.2004.1411161","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

验证是目前新设计开发中最耗时的任务。为了在合理的时间内取得满意的结果，必须引入自动化。这项工作介绍了如何对一个SoC组件，一个32位RISC处理器核心进行验证。在这个过程中使用了各种各样的工具和方法。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Verification of a 32-bit RISC processor core

Verification is currently the most time consuming task in the development of new designs. Automation must be introduced in order to achieve satisfactory results within reasonable time. This work presents how verification was conducted for one SoC component, a 32-bit RISC processor core. A wide variety of tools and methods were used in the process.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2004 International Symposium on System-on-Chip, 2004. Proceedings.

自引率

0.00%

发文量

期刊最新文献

Design reuse and design for reuse, a case study on HDSL2 Development of NSoC program in Taiwan Efficient barrier synchronization mechanism for emulated shared memory NOCs Evaluation of platform architecture performance using abstract instruction-level workload models Assertion based verification of PSL for SystemC designs