基于FPGA的低成本视频流服务器

2007 3rd Southern Conference on Programmable Logic Pub Date : 2007-06-18 DOI:10.1109/SPL.2007.371746

G. Stewart, D. Renshaw, M. Riley

{"title":"基于FPGA的低成本视频流服务器","authors":"G. Stewart, D. Renshaw, M. Riley","doi":"10.1109/SPL.2007.371746","DOIUrl":null,"url":null,"abstract":"The design of a platform based video streaming server using the Xilinx microblaze processor and a custom H.263 hardware compression core is presented. The design uses a novel data structure to store the input images in external memory, allowing the H.263 core and the associated camera interface to utilise the external memory bandwidth more efficiently. The finished system is capable of encoding and streaming, using the real-time transport protocol, Dl sized video, at 30 frames per second in a Spartan-3 1500 FPGA device.","PeriodicalId":419253,"journal":{"name":"2007 3rd Southern Conference on Programmable Logic","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A Low-Cost, FPGA Based, Video Streaming Server\",\"authors\":\"G. Stewart, D. Renshaw, M. Riley\",\"doi\":\"10.1109/SPL.2007.371746\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The design of a platform based video streaming server using the Xilinx microblaze processor and a custom H.263 hardware compression core is presented. The design uses a novel data structure to store the input images in external memory, allowing the H.263 core and the associated camera interface to utilise the external memory bandwidth more efficiently. The finished system is capable of encoding and streaming, using the real-time transport protocol, Dl sized video, at 30 frames per second in a Spartan-3 1500 FPGA device.\",\"PeriodicalId\":419253,\"journal\":{\"name\":\"2007 3rd Southern Conference on Programmable Logic\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-06-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 3rd Southern Conference on Programmable Logic\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPL.2007.371746\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 3rd Southern Conference on Programmable Logic","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPL.2007.371746","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

介绍了一种基于平台的视频流服务器的设计，该服务器采用Xilinx microblaze处理器和定制的H.263硬件压缩内核。该设计采用一种新颖的数据结构将输入图像存储在外部存储器中，使H.263内核和相关的相机接口能够更有效地利用外部存储器带宽。完成的系统能够编码和流式传输，使用实时传输协议，Dl大小的视频，每秒30帧，在Spartan-3 1500 FPGA设备上。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A Low-Cost, FPGA Based, Video Streaming Server

The design of a platform based video streaming server using the Xilinx microblaze processor and a custom H.263 hardware compression core is presented. The design uses a novel data structure to store the input images in external memory, allowing the H.263 core and the associated camera interface to utilise the external memory bandwidth more efficiently. The finished system is capable of encoding and streaming, using the real-time transport protocol, Dl sized video, at 30 frames per second in a Spartan-3 1500 FPGA device.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2007 3rd Southern Conference on Programmable Logic

自引率

0.00%

发文量

期刊最新文献

Low Power AMR System Based on FPGA A Genetic Algorithm Based Solution for Dynamically Reconfigurable Modules Allocation TCL/TK for EDA Tools Comparative Analysis of High Level Programming for Reconfigurable Computers: Methodology and Empirical Study Extending Embedded Computing Scheduling Algorithms for Reconfigurable Computing Systems