R. Becker-Szendy, D. Briggs, G. Haller, J. Hoeflich, W. Innes
{"title":"Pep-II探测器触发与数据采集系统设计","authors":"R. Becker-Szendy, D. Briggs, G. Haller, J. Hoeflich, W. Innes","doi":"10.1109/NSSMIC.1993.701766","DOIUrl":null,"url":null,"abstract":"This paper proposes a design of a trigger and data acquisition system for a detector at the PEP-II B Factory. The system is asynchronous, data-driven, and scalable. Design goals include orthogonal tracking and calorimetric triggers, minimal dead time, graceful degradation, high efficiency, and useful performance in the face of backgrounds so high as to overwhelm reconstruction. Also described are instrumentation of the Drift Chamber, based on 8-bit FADCs, and of the Calorimeter, based on a new custom integrated circuit, the Charge Amplifier with Range Encoding (CARE), and 10-bit ADCs. This design employs commercial embedded CPUs in VME and VXI crates. >","PeriodicalId":287813,"journal":{"name":"1993 IEEE Conference Record Nuclear Science Symposium and Medical Imaging Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design Of A Trigger And Data Acquisition System For A Detector At Pep-II\",\"authors\":\"R. Becker-Szendy, D. Briggs, G. Haller, J. Hoeflich, W. Innes\",\"doi\":\"10.1109/NSSMIC.1993.701766\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a design of a trigger and data acquisition system for a detector at the PEP-II B Factory. The system is asynchronous, data-driven, and scalable. Design goals include orthogonal tracking and calorimetric triggers, minimal dead time, graceful degradation, high efficiency, and useful performance in the face of backgrounds so high as to overwhelm reconstruction. Also described are instrumentation of the Drift Chamber, based on 8-bit FADCs, and of the Calorimeter, based on a new custom integrated circuit, the Charge Amplifier with Range Encoding (CARE), and 10-bit ADCs. This design employs commercial embedded CPUs in VME and VXI crates. >\",\"PeriodicalId\":287813,\"journal\":{\"name\":\"1993 IEEE Conference Record Nuclear Science Symposium and Medical Imaging Conference\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1993 IEEE Conference Record Nuclear Science Symposium and Medical Imaging Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NSSMIC.1993.701766\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1993 IEEE Conference Record Nuclear Science Symposium and Medical Imaging Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NSSMIC.1993.701766","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design Of A Trigger And Data Acquisition System For A Detector At Pep-II
This paper proposes a design of a trigger and data acquisition system for a detector at the PEP-II B Factory. The system is asynchronous, data-driven, and scalable. Design goals include orthogonal tracking and calorimetric triggers, minimal dead time, graceful degradation, high efficiency, and useful performance in the face of backgrounds so high as to overwhelm reconstruction. Also described are instrumentation of the Drift Chamber, based on 8-bit FADCs, and of the Calorimeter, based on a new custom integrated circuit, the Charge Amplifier with Range Encoding (CARE), and 10-bit ADCs. This design employs commercial embedded CPUs in VME and VXI crates. >