Accellera的行业标准

S. Mehta
{"title":"Accellera的行业标准","authors":"S. Mehta","doi":"10.1109/VLSI.2008.123","DOIUrl":null,"url":null,"abstract":"Accellera's (www.accellera.orq) mission is to drive worldwide development and use of standards required by systems, semiconductors and design tools companies, which enhance a language based design automation process. Overview of different standards from Accellera and how they fit into the design flow process will be presented. Status of various technical sub-committees like Open Compression Interface (OCI), Unified Power Format (UPF), Unified Coverage Interoperatbility (UCIS) and Open Verification Library(OVL) will also be covered.","PeriodicalId":143886,"journal":{"name":"21st International Conference on VLSI Design (VLSID 2008)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2008-01-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Industry Standards from Accellera\",\"authors\":\"S. Mehta\",\"doi\":\"10.1109/VLSI.2008.123\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Accellera's (www.accellera.orq) mission is to drive worldwide development and use of standards required by systems, semiconductors and design tools companies, which enhance a language based design automation process. Overview of different standards from Accellera and how they fit into the design flow process will be presented. Status of various technical sub-committees like Open Compression Interface (OCI), Unified Power Format (UPF), Unified Coverage Interoperatbility (UCIS) and Open Verification Library(OVL) will also be covered.\",\"PeriodicalId\":143886,\"journal\":{\"name\":\"21st International Conference on VLSI Design (VLSID 2008)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-01-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"21st International Conference on VLSI Design (VLSID 2008)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI.2008.123\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st International Conference on VLSI Design (VLSID 2008)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI.2008.123","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

Accellera (www.accellera.orq)的使命是推动系统、半导体和设计工具公司所需标准的全球开发和使用,从而增强基于语言的设计自动化过程。本文将概述来自Accellera的不同标准,以及它们如何适应设计流程。各技术小组委员会的现状,如开放压缩接口(OCI),统一电源格式(UPF),统一覆盖互操作性(UCIS)和开放验证库(OVL)也将被涵盖。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Industry Standards from Accellera
Accellera's (www.accellera.orq) mission is to drive worldwide development and use of standards required by systems, semiconductors and design tools companies, which enhance a language based design automation process. Overview of different standards from Accellera and how they fit into the design flow process will be presented. Status of various technical sub-committees like Open Compression Interface (OCI), Unified Power Format (UPF), Unified Coverage Interoperatbility (UCIS) and Open Verification Library(OVL) will also be covered.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Memory Design and Advanced Semiconductor Technology A Robust Architecture for Flip-Flops Tolerant to Soft-Errors and Transients from Combinational Circuits IEEE Market-Oriented Standards Process and the EDA Industry Concurrent Multi-Dimensional Adaptation for Low-Power Operation in Wireless Devices MoCSYS: A Multi-Clock Hybrid Two-Layer Router Architecture and Integrated Topology Synthesis Framework for System-Level Design of FPGA Based On-Chip Networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1