基于HSPICE的紧凑超高速CNTFET多值逆变器设计与仿真

Subrata Biswas, Kazi Muhammad Jameel, Rahmanul Haque, Md. Abul Hayat
{"title":"基于HSPICE的紧凑超高速CNTFET多值逆变器设计与仿真","authors":"Subrata Biswas, Kazi Muhammad Jameel, Rahmanul Haque, Md. Abul Hayat","doi":"10.1109/UKSim.2012.103","DOIUrl":null,"url":null,"abstract":"This paper presents a novel design of a compact multi-valued inverter circuit using Carbon Nanotube Field effect Transistor (CNTFET). All simulations are done by using HSPICE model of CNTFET. The novelty of this paper is by using only one circuit all multi-valued output can be achieved than using three different CNTFET circuits or complex band-gap reference circuits to produce each reference voltage for precise output in case of CMOS implementation which are previously done. Also the same design implementation using MOSFETs with different threshold mask would increase higher process cost. It is widely considered that CNTFET possesses high fabrication feasibility and superior device performance than MOSFET. The extensive simulated results and performance bench-marking of the proposed design also show a significant reduction in power delay product (PDP) which aids over 50% faster speed than typical multi-valued inverter. Hence with this uniquely new design it is possible to accomplish simplicity, energy efficiency and of course reducing the chip area in modern ultra low power VLSI circuits.","PeriodicalId":405479,"journal":{"name":"2012 UKSim 14th International Conference on Computer Modelling and Simulation","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2012-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A Novel Design and Simulation of a Compact and Ultra Fast CNTFET Multi-valued Inverter Using HSPICE\",\"authors\":\"Subrata Biswas, Kazi Muhammad Jameel, Rahmanul Haque, Md. Abul Hayat\",\"doi\":\"10.1109/UKSim.2012.103\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a novel design of a compact multi-valued inverter circuit using Carbon Nanotube Field effect Transistor (CNTFET). All simulations are done by using HSPICE model of CNTFET. The novelty of this paper is by using only one circuit all multi-valued output can be achieved than using three different CNTFET circuits or complex band-gap reference circuits to produce each reference voltage for precise output in case of CMOS implementation which are previously done. Also the same design implementation using MOSFETs with different threshold mask would increase higher process cost. It is widely considered that CNTFET possesses high fabrication feasibility and superior device performance than MOSFET. The extensive simulated results and performance bench-marking of the proposed design also show a significant reduction in power delay product (PDP) which aids over 50% faster speed than typical multi-valued inverter. Hence with this uniquely new design it is possible to accomplish simplicity, energy efficiency and of course reducing the chip area in modern ultra low power VLSI circuits.\",\"PeriodicalId\":405479,\"journal\":{\"name\":\"2012 UKSim 14th International Conference on Computer Modelling and Simulation\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-03-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 UKSim 14th International Conference on Computer Modelling and Simulation\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/UKSim.2012.103\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 UKSim 14th International Conference on Computer Modelling and Simulation","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/UKSim.2012.103","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

提出了一种利用碳纳米管场效应晶体管(CNTFET)设计的紧凑多值逆变电路。所有仿真均采用CNTFET的HSPICE模型进行。本文的新颖之处在于仅使用一个电路就可以实现所有多值输出,而不是使用三个不同的CNTFET电路或复杂的带隙参考电路来产生每个参考电压,以便在以前完成的CMOS实现的情况下精确输出。同样的设计实现使用不同阈值掩模的mosfet将增加更高的工艺成本。人们普遍认为,与MOSFET相比,cnfet具有较高的制造可行性和优越的器件性能。广泛的仿真结果和性能基准测试也表明,该设计显著降低了功率延迟积(PDP),使速度比典型的多值逆变器快50%以上。因此,这种独特的新设计可以实现简单,节能,当然还可以减少现代超低功耗VLSI电路中的芯片面积。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Novel Design and Simulation of a Compact and Ultra Fast CNTFET Multi-valued Inverter Using HSPICE
This paper presents a novel design of a compact multi-valued inverter circuit using Carbon Nanotube Field effect Transistor (CNTFET). All simulations are done by using HSPICE model of CNTFET. The novelty of this paper is by using only one circuit all multi-valued output can be achieved than using three different CNTFET circuits or complex band-gap reference circuits to produce each reference voltage for precise output in case of CMOS implementation which are previously done. Also the same design implementation using MOSFETs with different threshold mask would increase higher process cost. It is widely considered that CNTFET possesses high fabrication feasibility and superior device performance than MOSFET. The extensive simulated results and performance bench-marking of the proposed design also show a significant reduction in power delay product (PDP) which aids over 50% faster speed than typical multi-valued inverter. Hence with this uniquely new design it is possible to accomplish simplicity, energy efficiency and of course reducing the chip area in modern ultra low power VLSI circuits.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Optimal Method for Migration of Tasks with Duplication A Quantitative Evaluation Method of Landmark Effectiveness for Pedestrian Navigation Simulation of DPCM and ADM Systems A Genetic Algorithm Approach for Solving Group Technology Problem with Process Plan Flexibility Complexity Measure as a Feature to Classify Schizophrenic and Healthy Participants
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1