使用随机密钥序列的内置硬件身份验证

D. Reddy, K. Akshay, R. Giridhar, S. Karan, N. Mohankumar
{"title":"使用随机密钥序列的内置硬件身份验证","authors":"D. Reddy, K. Akshay, R. Giridhar, S. Karan, N. Mohankumar","doi":"10.1109/ISPCC.2017.8269675","DOIUrl":null,"url":null,"abstract":"In today's world, as the demand for IC production grows exponentially, testing and validation of all the manufactured chips becomes impossible. Therefore, in the proposed method, we have developed a technique for embedding unique signatures with minimalistic hardware or area overhead while preserving the intended functionality. To achieve this, three ‘levels’ of security are provided. First, circuit specific information is derived and used for signature generation. Second, the generated signature is hashed, obfuscating the logic reverse engineering process and finally a bit sequence from a Pseudo-Random Number Generator (PRNG) to make it unfeasibly difficult for the attacker to decode the signature.","PeriodicalId":142166,"journal":{"name":"2017 4th International Conference on Signal Processing, Computing and Control (ISPCC)","volume":"30 41","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":"{\"title\":\"BHARKS: Built-in hardware authentication using random key sequence\",\"authors\":\"D. Reddy, K. Akshay, R. Giridhar, S. Karan, N. Mohankumar\",\"doi\":\"10.1109/ISPCC.2017.8269675\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In today's world, as the demand for IC production grows exponentially, testing and validation of all the manufactured chips becomes impossible. Therefore, in the proposed method, we have developed a technique for embedding unique signatures with minimalistic hardware or area overhead while preserving the intended functionality. To achieve this, three ‘levels’ of security are provided. First, circuit specific information is derived and used for signature generation. Second, the generated signature is hashed, obfuscating the logic reverse engineering process and finally a bit sequence from a Pseudo-Random Number Generator (PRNG) to make it unfeasibly difficult for the attacker to decode the signature.\",\"PeriodicalId\":142166,\"journal\":{\"name\":\"2017 4th International Conference on Signal Processing, Computing and Control (ISPCC)\",\"volume\":\"30 41\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"15\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 4th International Conference on Signal Processing, Computing and Control (ISPCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPCC.2017.8269675\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 4th International Conference on Signal Processing, Computing and Control (ISPCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPCC.2017.8269675","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

摘要

在当今世界,随着对集成电路生产的需求呈指数级增长,对所有制造的芯片进行测试和验证变得不可能。因此,在提出的方法中,我们开发了一种技术,可以在保留预期功能的同时,以最小的硬件或面积开销嵌入唯一签名。为了实现这一点,提供了三个“级别”的安全性。首先,推导电路特定信息并将其用于签名生成。其次,对生成的签名进行散列,混淆逻辑逆向工程过程,最后从伪随机数生成器(PRNG)中获得位序列,使攻击者难以解码签名。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
BHARKS: Built-in hardware authentication using random key sequence
In today's world, as the demand for IC production grows exponentially, testing and validation of all the manufactured chips becomes impossible. Therefore, in the proposed method, we have developed a technique for embedding unique signatures with minimalistic hardware or area overhead while preserving the intended functionality. To achieve this, three ‘levels’ of security are provided. First, circuit specific information is derived and used for signature generation. Second, the generated signature is hashed, obfuscating the logic reverse engineering process and finally a bit sequence from a Pseudo-Random Number Generator (PRNG) to make it unfeasibly difficult for the attacker to decode the signature.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Performance comparison of Type-1 and Type-2 fuzzy logic systems Optimal sizing of standalone small rotor wind and diesel system with energy storage for low speed wind operation A distributed method of key issue and revocation of mobile ad hoc networks using curve fitting FPGA implementation of unsigned multiplier circuit based on quaternary signed digit number system A novel technique of cloud security based on hybrid encryption by Blowfish and MD5
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1