用于PROFIBUS DP的独立低成本多功能fpga故障发生器

Capron Jean-Marc, Mathieu Troch, D. D. Schuyter, A. Verhoeven, J. Knockaert, P. Saey
{"title":"用于PROFIBUS DP的独立低成本多功能fpga故障发生器","authors":"Capron Jean-Marc, Mathieu Troch, D. D. Schuyter, A. Verhoeven, J. Knockaert, P. Saey","doi":"10.1109/ETFA45728.2021.9613509","DOIUrl":null,"url":null,"abstract":"This paper presents the design, the validation steps and the measurement results of a fault generator device able to disturb the operation of a PROFIBUS DP network, under user-defined conditions. It allows to test the robustness of an industrial network, to test and compare diagnostic tools, and to investigate off-line more complex faults encountered in industry. The core of the design is an FPGA, which allows for a very low latency time. It generates trigger signals and imposes faults on the RS485 level up to the maximum bit rate of 12 Mbps. The design choices for fault duration, number of successive faults and skipped triggers, waiting time, etc. allow for the emulation of a wide range of network faults.","PeriodicalId":312498,"journal":{"name":"2021 26th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA )","volume":"53 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Standalone low-cost versatile FPGA-based fault generator for PROFIBUS DP\",\"authors\":\"Capron Jean-Marc, Mathieu Troch, D. D. Schuyter, A. Verhoeven, J. Knockaert, P. Saey\",\"doi\":\"10.1109/ETFA45728.2021.9613509\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design, the validation steps and the measurement results of a fault generator device able to disturb the operation of a PROFIBUS DP network, under user-defined conditions. It allows to test the robustness of an industrial network, to test and compare diagnostic tools, and to investigate off-line more complex faults encountered in industry. The core of the design is an FPGA, which allows for a very low latency time. It generates trigger signals and imposes faults on the RS485 level up to the maximum bit rate of 12 Mbps. The design choices for fault duration, number of successive faults and skipped triggers, waiting time, etc. allow for the emulation of a wide range of network faults.\",\"PeriodicalId\":312498,\"journal\":{\"name\":\"2021 26th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA )\",\"volume\":\"53 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-09-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 26th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA )\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ETFA45728.2021.9613509\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 26th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA )","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ETFA45728.2021.9613509","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种能够在用户自定义条件下干扰PROFIBUS DP网络运行的故障产生装置的设计、验证步骤和测量结果。它可以测试工业网络的稳健性,测试和比较诊断工具,以及调查工业中遇到的更复杂的离线故障。该设计的核心是FPGA,它允许非常低的延迟时间。它产生触发信号,并在RS485级别施加故障,最大比特率为12mbps。故障持续时间、连续故障和跳过触发器的数量、等待时间等的设计选择允许模拟广泛的网络故障。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Standalone low-cost versatile FPGA-based fault generator for PROFIBUS DP
This paper presents the design, the validation steps and the measurement results of a fault generator device able to disturb the operation of a PROFIBUS DP network, under user-defined conditions. It allows to test the robustness of an industrial network, to test and compare diagnostic tools, and to investigate off-line more complex faults encountered in industry. The core of the design is an FPGA, which allows for a very low latency time. It generates trigger signals and imposes faults on the RS485 level up to the maximum bit rate of 12 Mbps. The design choices for fault duration, number of successive faults and skipped triggers, waiting time, etc. allow for the emulation of a wide range of network faults.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Optimal Order Assignment Algorithm for Single-Rate Time-Driven AFAP Cyclic Executives Demonstrating Reinforcement Learning for Maintenance Scheduling in a Production Environment Investigation in IoT and 5G architectures for deployment of Artificial Intelligence into urban mobility and production Towards a Robust MMIO-based Synchronized Clock for Virtualized Edge Computing Devices LETRA: Mapping Legacy Ethernet-Based Traffic into TSN Traffic Classes
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1