基于温控伪电阻的纳米安培面积高效电流基准

Italo Bruni, F. Olivera, A. Petraglia
{"title":"基于温控伪电阻的纳米安培面积高效电流基准","authors":"Italo Bruni, F. Olivera, A. Petraglia","doi":"10.1109/CAE56623.2023.10087014","DOIUrl":null,"url":null,"abstract":"This paper proposes a CMOS current reference circuit that avoids the use of huge area resistors. In order to achieve an independent-of-absolute-temperature (IOAT) current, proportional-to-absolute-temperature (PTAT) and complementary-to-absolute-temperature (CTAT) voltages are respectively applied to the drain and gate terminals of a n-MOS pseudo-resistor. The circuit was carried out using a 180 nm CMOS process. Extensive post-layout simulation results in Spectre show that the proposed topology presents a current consumption of 6.30 nA (typical), a temperature coefficient (TC) of 219 ppm/°C in a range from −40 to 120 °C, and a line regulation (LR) of 12.08 %. The proposed current reference occupies a silicon area of 0.0018 mm2.","PeriodicalId":212534,"journal":{"name":"2023 Argentine Conference on Electronics (CAE)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Nano-Ampere Area-Efficient Current Reference Based on Temperature-Controlled Pseudo-Resistor\",\"authors\":\"Italo Bruni, F. Olivera, A. Petraglia\",\"doi\":\"10.1109/CAE56623.2023.10087014\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a CMOS current reference circuit that avoids the use of huge area resistors. In order to achieve an independent-of-absolute-temperature (IOAT) current, proportional-to-absolute-temperature (PTAT) and complementary-to-absolute-temperature (CTAT) voltages are respectively applied to the drain and gate terminals of a n-MOS pseudo-resistor. The circuit was carried out using a 180 nm CMOS process. Extensive post-layout simulation results in Spectre show that the proposed topology presents a current consumption of 6.30 nA (typical), a temperature coefficient (TC) of 219 ppm/°C in a range from −40 to 120 °C, and a line regulation (LR) of 12.08 %. The proposed current reference occupies a silicon area of 0.0018 mm2.\",\"PeriodicalId\":212534,\"journal\":{\"name\":\"2023 Argentine Conference on Electronics (CAE)\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-03-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 Argentine Conference on Electronics (CAE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CAE56623.2023.10087014\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 Argentine Conference on Electronics (CAE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CAE56623.2023.10087014","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种避免大面积电阻使用的CMOS电流基准电路。为了实现与绝对温度无关的电流,在n-MOS伪电阻的漏极和栅极两端分别施加比例-绝对温度和互补-绝对温度电压。该电路采用180nm CMOS工艺实现。Spectre中广泛的布局后仿真结果表明,所提出的拓扑具有6.30 nA(典型)的电流消耗,在- 40至120°C范围内的温度系数(TC)为219 ppm/°C,线路调节(LR)为12.08%。建议的电流参考占用0.0018 mm2的硅面积。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Nano-Ampere Area-Efficient Current Reference Based on Temperature-Controlled Pseudo-Resistor
This paper proposes a CMOS current reference circuit that avoids the use of huge area resistors. In order to achieve an independent-of-absolute-temperature (IOAT) current, proportional-to-absolute-temperature (PTAT) and complementary-to-absolute-temperature (CTAT) voltages are respectively applied to the drain and gate terminals of a n-MOS pseudo-resistor. The circuit was carried out using a 180 nm CMOS process. Extensive post-layout simulation results in Spectre show that the proposed topology presents a current consumption of 6.30 nA (typical), a temperature coefficient (TC) of 219 ppm/°C in a range from −40 to 120 °C, and a line regulation (LR) of 12.08 %. The proposed current reference occupies a silicon area of 0.0018 mm2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Printed electronics: a low-cost alternative to prototyping in the academic field Noise analysis of MIDNA Skipper-CCD readout ASIC An FPGA RF PWM Modulator for ISM Bands High Performance Amplifier in 130nm CMOS Technology using an Open Source Design Flow for 10Gbase-T Ethernet Transceivers Integrated Three-Level Flying Capacitor DC-DC Buck Converter for CubeSat Applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1