Yue Tang , Xu Jiang , Nan Guan , Xiantong Luo , Maolin Yang , Wang Yi
{"title":"ROS 2 中数据刷新处理链的时序分析","authors":"Yue Tang , Xu Jiang , Nan Guan , Xiantong Luo , Maolin Yang , Wang Yi","doi":"10.1016/j.sysarc.2024.103259","DOIUrl":null,"url":null,"abstract":"<div><p>Robot Operating System (ROS) 2 is currently the most popular framework for robotic software development. Safety-critical robotic software are subject to hard end-to-end timing constraints. A processing chain, composed of an ordered sequence of inter-communicating tasks, is used to describe the sequential steps to complete a certain functionality. Tasks in processing chains communicate via the buffer between them, and the data handling semantics greatly affects end-to-end timing performance. Data refreshing is one of the widely applied data handling semantics. However, limited research has been conducted on the timing performance associated with this type of semantics. This paper presents methods for analyzing the end-to-end timing performance with data refreshing semantics, and formally proves the buffer size configuration to optimize end-to-end latency. Experiments with randomly generated workload and a case study are conducted to evaluate proposed methods.</p></div>","PeriodicalId":50027,"journal":{"name":"Journal of Systems Architecture","volume":"155 ","pages":"Article 103259"},"PeriodicalIF":3.7000,"publicationDate":"2024-08-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Timing analysis of processing chains with data refreshing in ROS 2\",\"authors\":\"Yue Tang , Xu Jiang , Nan Guan , Xiantong Luo , Maolin Yang , Wang Yi\",\"doi\":\"10.1016/j.sysarc.2024.103259\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>Robot Operating System (ROS) 2 is currently the most popular framework for robotic software development. Safety-critical robotic software are subject to hard end-to-end timing constraints. A processing chain, composed of an ordered sequence of inter-communicating tasks, is used to describe the sequential steps to complete a certain functionality. Tasks in processing chains communicate via the buffer between them, and the data handling semantics greatly affects end-to-end timing performance. Data refreshing is one of the widely applied data handling semantics. However, limited research has been conducted on the timing performance associated with this type of semantics. This paper presents methods for analyzing the end-to-end timing performance with data refreshing semantics, and formally proves the buffer size configuration to optimize end-to-end latency. Experiments with randomly generated workload and a case study are conducted to evaluate proposed methods.</p></div>\",\"PeriodicalId\":50027,\"journal\":{\"name\":\"Journal of Systems Architecture\",\"volume\":\"155 \",\"pages\":\"Article 103259\"},\"PeriodicalIF\":3.7000,\"publicationDate\":\"2024-08-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Journal of Systems Architecture\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S1383762124001966\",\"RegionNum\":2,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Systems Architecture","FirstCategoryId":"94","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1383762124001966","RegionNum":2,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
Timing analysis of processing chains with data refreshing in ROS 2
Robot Operating System (ROS) 2 is currently the most popular framework for robotic software development. Safety-critical robotic software are subject to hard end-to-end timing constraints. A processing chain, composed of an ordered sequence of inter-communicating tasks, is used to describe the sequential steps to complete a certain functionality. Tasks in processing chains communicate via the buffer between them, and the data handling semantics greatly affects end-to-end timing performance. Data refreshing is one of the widely applied data handling semantics. However, limited research has been conducted on the timing performance associated with this type of semantics. This paper presents methods for analyzing the end-to-end timing performance with data refreshing semantics, and formally proves the buffer size configuration to optimize end-to-end latency. Experiments with randomly generated workload and a case study are conducted to evaluate proposed methods.
期刊介绍:
The Journal of Systems Architecture: Embedded Software Design (JSA) is a journal covering all design and architectural aspects related to embedded systems and software. It ranges from the microarchitecture level via the system software level up to the application-specific architecture level. Aspects such as real-time systems, operating systems, FPGA programming, programming languages, communications (limited to analysis and the software stack), mobile systems, parallel and distributed architectures as well as additional subjects in the computer and system architecture area will fall within the scope of this journal. Technology will not be a main focus, but its use and relevance to particular designs will be. Case studies are welcome but must contribute more than just a design for a particular piece of software.
Design automation of such systems including methodologies, techniques and tools for their design as well as novel designs of software components fall within the scope of this journal. Novel applications that use embedded systems are also central in this journal. While hardware is not a part of this journal hardware/software co-design methods that consider interplay between software and hardware components with and emphasis on software are also relevant here.