从$-$25 $^{\circ}$C到$ 85 $^{\circ}$C,具有自动校准定时控制的高效超声能量收集接口

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2024-12-04 DOI:10.1109/JSSC.2024.3506781
Guangshu Zhao;Chao Xie;Chenxi Wang;Milin Zhang;Man-Kay Law
{"title":"从$-$25 $^{\\circ}$C到$ 85 $^{\\circ}$C,具有自动校准定时控制的高效超声能量收集接口","authors":"Guangshu Zhao;Chao Xie;Chenxi Wang;Milin Zhang;Man-Kay Law","doi":"10.1109/JSSC.2024.3506781","DOIUrl":null,"url":null,"abstract":"This work presents a high-efficiency ultrasound energy harvesting interface with auto-calibrated timing control, featuring: 1) the proposed <inline-formula> <tex-math>$C_{\\text {P}}$ </tex-math></inline-formula> auto-calibration, consisting of the half bias-flip time (<inline-formula> <tex-math>$t_{\\text {half}}$ </tex-math></inline-formula>) detection and adaptive closed-loop time calibration (ACTC) to improve the system’s robustness against piezoelectric transducer (PZT) materials and environmental variations; 2) the proposed charge recycling (CR) bootstrapping driver to reduce conduction loss and improve the <inline-formula> <tex-math>$C_{\\text {P}}$ </tex-math></inline-formula> auto-calibration accuracy as well as the peak voltage flipping efficiency (<inline-formula> <tex-math>$\\eta _{\\text {flip}}$ </tex-math></inline-formula>); and 3) the proposed coarse detection and fine calibration technique to eliminate the inherent timing offset and increase the acceptable input excitation frequency range. The fabricated chip prototype in 0.18-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m silicon on insulator (SOI) CMOS process can adapt to both PZT5A (nominal <inline-formula> <tex-math>${C_{\\text {P}}}~{\\sim }~114$ </tex-math></inline-formula> pF) and PZT5H (nominal <inline-formula> <tex-math>${C_{\\text {P}}}~{\\sim }~190$ </tex-math></inline-formula> pF) and is capable of operating over a wide temperature range from <inline-formula> <tex-math>${-} 25~{^{\\circ }}$ </tex-math></inline-formula>C to <inline-formula> <tex-math>$85~{^{\\circ }}$ </tex-math></inline-formula>C. The proposed <inline-formula> <tex-math>$C_{\\text {P}}$ </tex-math></inline-formula> auto-calibration and CR bootstrapping driver can improve the <inline-formula> <tex-math>$\\eta _{\\text {flip}}$ </tex-math></inline-formula> to as high as 93.6% at an output power of <inline-formula> <tex-math>$496.6~{\\mu }$ </tex-math></inline-formula>W. With the proposed coarse detection and fine calibration technique, this work demonstrates a high measured peak power conversion efficiency (PCE) of 94.5%, corresponding to a ~23% improvement when compared with the prior ultrasound energy harvesting interface while achieving a favorable figure of merit (FoM) of <inline-formula> <tex-math>$8.13{\\times }$ </tex-math></inline-formula>.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 3","pages":"871-882"},"PeriodicalIF":5.6000,"publicationDate":"2024-12-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"High-Efficiency Ultrasound Energy Harvesting Interface With Auto-Calibrated Timing Control From −25 °C to 85 °C\",\"authors\":\"Guangshu Zhao;Chao Xie;Chenxi Wang;Milin Zhang;Man-Kay Law\",\"doi\":\"10.1109/JSSC.2024.3506781\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents a high-efficiency ultrasound energy harvesting interface with auto-calibrated timing control, featuring: 1) the proposed <inline-formula> <tex-math>$C_{\\\\text {P}}$ </tex-math></inline-formula> auto-calibration, consisting of the half bias-flip time (<inline-formula> <tex-math>$t_{\\\\text {half}}$ </tex-math></inline-formula>) detection and adaptive closed-loop time calibration (ACTC) to improve the system’s robustness against piezoelectric transducer (PZT) materials and environmental variations; 2) the proposed charge recycling (CR) bootstrapping driver to reduce conduction loss and improve the <inline-formula> <tex-math>$C_{\\\\text {P}}$ </tex-math></inline-formula> auto-calibration accuracy as well as the peak voltage flipping efficiency (<inline-formula> <tex-math>$\\\\eta _{\\\\text {flip}}$ </tex-math></inline-formula>); and 3) the proposed coarse detection and fine calibration technique to eliminate the inherent timing offset and increase the acceptable input excitation frequency range. The fabricated chip prototype in 0.18-<inline-formula> <tex-math>$\\\\mu $ </tex-math></inline-formula>m silicon on insulator (SOI) CMOS process can adapt to both PZT5A (nominal <inline-formula> <tex-math>${C_{\\\\text {P}}}~{\\\\sim }~114$ </tex-math></inline-formula> pF) and PZT5H (nominal <inline-formula> <tex-math>${C_{\\\\text {P}}}~{\\\\sim }~190$ </tex-math></inline-formula> pF) and is capable of operating over a wide temperature range from <inline-formula> <tex-math>${-} 25~{^{\\\\circ }}$ </tex-math></inline-formula>C to <inline-formula> <tex-math>$85~{^{\\\\circ }}$ </tex-math></inline-formula>C. The proposed <inline-formula> <tex-math>$C_{\\\\text {P}}$ </tex-math></inline-formula> auto-calibration and CR bootstrapping driver can improve the <inline-formula> <tex-math>$\\\\eta _{\\\\text {flip}}$ </tex-math></inline-formula> to as high as 93.6% at an output power of <inline-formula> <tex-math>$496.6~{\\\\mu }$ </tex-math></inline-formula>W. With the proposed coarse detection and fine calibration technique, this work demonstrates a high measured peak power conversion efficiency (PCE) of 94.5%, corresponding to a ~23% improvement when compared with the prior ultrasound energy harvesting interface while achieving a favorable figure of merit (FoM) of <inline-formula> <tex-math>$8.13{\\\\times }$ </tex-math></inline-formula>.\",\"PeriodicalId\":13129,\"journal\":{\"name\":\"IEEE Journal of Solid-state Circuits\",\"volume\":\"60 3\",\"pages\":\"871-882\"},\"PeriodicalIF\":5.6000,\"publicationDate\":\"2024-12-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Journal of Solid-state Circuits\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10777066/\",\"RegionNum\":1,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10777066/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种具有自动校准定时控制的高效超声能量收集接口,具有以下特点:1)提出的$C_{\text {P}}$自动校准,包括半偏置翻转时间($t_{\text {half}}$)检测和自适应闭环时间校准(ACTC),以提高系统对压电换能器(PZT)材料和环境变化的鲁棒性;2)提出电荷回收(CR)自举驱动器,降低导通损耗,提高$C_{\text {P}}$自校准精度和峰值电压翻转效率($\eta _{\text {flip}}$);3)提出了粗检测和精细校准技术,消除了固有的时序偏移,增加了可接受的输入激励频率范围。在0.18- $\mu $ m绝缘体上硅(SOI) CMOS工艺中制作的芯片原型可以适应PZT5A(标称${C_{\text {P}}}~{\sim }~114$ pF)和PZT5H(标称${C_{\text {P}}}~{\sim }~190$ pF),并且能够在${-} 25~{^{\circ }}$ C到$85~{^{\circ }}$ C的宽温度范围内工作。提出的$C_{\text {P}}$自动校准和CR引导驱动可以将$\eta _{\text {flip}}$提高到高达93.6% at an output power of $496.6~{\mu }$ W. With the proposed coarse detection and fine calibration technique, this work demonstrates a high measured peak power conversion efficiency (PCE) of 94.5%, corresponding to a ~23% improvement when compared with the prior ultrasound energy harvesting interface while achieving a favorable figure of merit (FoM) of $8.13{\times }$ .
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
High-Efficiency Ultrasound Energy Harvesting Interface With Auto-Calibrated Timing Control From −25 °C to 85 °C
This work presents a high-efficiency ultrasound energy harvesting interface with auto-calibrated timing control, featuring: 1) the proposed $C_{\text {P}}$ auto-calibration, consisting of the half bias-flip time ( $t_{\text {half}}$ ) detection and adaptive closed-loop time calibration (ACTC) to improve the system’s robustness against piezoelectric transducer (PZT) materials and environmental variations; 2) the proposed charge recycling (CR) bootstrapping driver to reduce conduction loss and improve the $C_{\text {P}}$ auto-calibration accuracy as well as the peak voltage flipping efficiency ( $\eta _{\text {flip}}$ ); and 3) the proposed coarse detection and fine calibration technique to eliminate the inherent timing offset and increase the acceptable input excitation frequency range. The fabricated chip prototype in 0.18- $\mu $ m silicon on insulator (SOI) CMOS process can adapt to both PZT5A (nominal ${C_{\text {P}}}~{\sim }~114$ pF) and PZT5H (nominal ${C_{\text {P}}}~{\sim }~190$ pF) and is capable of operating over a wide temperature range from ${-} 25~{^{\circ }}$ C to $85~{^{\circ }}$ C. The proposed $C_{\text {P}}$ auto-calibration and CR bootstrapping driver can improve the $\eta _{\text {flip}}$ to as high as 93.6% at an output power of $496.6~{\mu }$ W. With the proposed coarse detection and fine calibration technique, this work demonstrates a high measured peak power conversion efficiency (PCE) of 94.5%, corresponding to a ~23% improvement when compared with the prior ultrasound energy harvesting interface while achieving a favorable figure of merit (FoM) of $8.13{\times }$ .
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
A 138 Gb/s D-Band 2-D Scalable Transceiver Array With On-Chip Antennas Achieving Sub-1-pJ/b Efficiency in 28-nm Bulk CMOS A Bio-Impedance Readout IC With Phase-Locked Sampling for Real-Time Electrical Impedance Spectroscopy A Capacitor-Free Hybrid-Process Low Dropout Regulator With Ultrahigh-Gain Amplifier and Super Source Follower for 0.297 mV/A Load Regulation and 0.024 mV/V Line Regulation A Versatile Laser Diode Driver With Dynamic Peak Current Regulation and Wide Tunable Pulsewidth Range for Adaptive Pulsed LiDAR A Quadrature-Rotation Phased-Array Transmitter With High-Resolution Phase Tuning and Complex Domain Power Back-Off Efficiency Enhancement
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1