集成器件物理与电路动力学的pdae模型电力电子设备混合并行协同仿真框架

IF 6.5 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Power Electronics Pub Date : 2025-01-27 DOI:10.1109/TPEL.2025.3534030
Qingyuan Shi;Chijie Zhuang;Jiapeng Liu;Bo Lin;Xiyu Peng;Dan Wu;Zhicheng Liu;Rong Zeng
{"title":"集成器件物理与电路动力学的pdae模型电力电子设备混合并行协同仿真框架","authors":"Qingyuan Shi;Chijie Zhuang;Jiapeng Liu;Bo Lin;Xiyu Peng;Dan Wu;Zhicheng Liu;Rong Zeng","doi":"10.1109/TPEL.2025.3534030","DOIUrl":null,"url":null,"abstract":"Optimizing high-performance power electronic equipment, such as power converters, requires multiscale simulations that incorporate the physics of power semiconductor devices and the dynamics of other circuit components, especially in conducting design of experiments (DoEs), defining the safe operating area of devices, and analyzing failures related to semiconductor devices. However, current methodologies either overlook the intricacies of device physics or do not achieve satisfactory computational speeds. To bridge this gap, this article proposes a hybrid-parallel collaborative (HPC) framework specifically designed to analyze the partial differential–algebraic equation (PDAE)-modeled power electronic equipment, integrating the device physics and circuit dynamics. The HPC framework employs a dynamic iteration to tackle the challenges inherent in solving the coupled nonlinear PDAE system and utilizes a hybrid-parallel computing strategy to reduce computing time. Physics-based system partitioning, along with hybrid-process-thread parallelization on shared and distributed memory, is employed, facilitating the simulation of hundreds of partial differential equations-modeled devices simultaneously without compromising speed. Experiments based on the hybrid-line commutated converter and reverse-blocking integrated gate-commutated thyristors are conducted under three typical real-world scenarios: semiconductor device optimization for the converter, converter design optimization, and device failure analysis. The HPC framework delivers simulation speed up to 60 times faster than the leading commercial software, while maintaining carrier-level accuracy in the experiments. This speedup becomes more pronounced as the number of semiconductor devices increases. This shows great potential for comprehensive analysis and collaborative optimization of devices and electronic power equipment, particularly in extreme conditions and failure scenarios.","PeriodicalId":13267,"journal":{"name":"IEEE Transactions on Power Electronics","volume":"40 6","pages":"8168-8178"},"PeriodicalIF":6.5000,"publicationDate":"2025-01-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Hybrid-Parallel Collaborative Simulation Framework Integrating Device Physics With Circuit Dynamics for PDAE-Modeled Power Electronic Equipment\",\"authors\":\"Qingyuan Shi;Chijie Zhuang;Jiapeng Liu;Bo Lin;Xiyu Peng;Dan Wu;Zhicheng Liu;Rong Zeng\",\"doi\":\"10.1109/TPEL.2025.3534030\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Optimizing high-performance power electronic equipment, such as power converters, requires multiscale simulations that incorporate the physics of power semiconductor devices and the dynamics of other circuit components, especially in conducting design of experiments (DoEs), defining the safe operating area of devices, and analyzing failures related to semiconductor devices. However, current methodologies either overlook the intricacies of device physics or do not achieve satisfactory computational speeds. To bridge this gap, this article proposes a hybrid-parallel collaborative (HPC) framework specifically designed to analyze the partial differential–algebraic equation (PDAE)-modeled power electronic equipment, integrating the device physics and circuit dynamics. The HPC framework employs a dynamic iteration to tackle the challenges inherent in solving the coupled nonlinear PDAE system and utilizes a hybrid-parallel computing strategy to reduce computing time. Physics-based system partitioning, along with hybrid-process-thread parallelization on shared and distributed memory, is employed, facilitating the simulation of hundreds of partial differential equations-modeled devices simultaneously without compromising speed. Experiments based on the hybrid-line commutated converter and reverse-blocking integrated gate-commutated thyristors are conducted under three typical real-world scenarios: semiconductor device optimization for the converter, converter design optimization, and device failure analysis. The HPC framework delivers simulation speed up to 60 times faster than the leading commercial software, while maintaining carrier-level accuracy in the experiments. This speedup becomes more pronounced as the number of semiconductor devices increases. This shows great potential for comprehensive analysis and collaborative optimization of devices and electronic power equipment, particularly in extreme conditions and failure scenarios.\",\"PeriodicalId\":13267,\"journal\":{\"name\":\"IEEE Transactions on Power Electronics\",\"volume\":\"40 6\",\"pages\":\"8168-8178\"},\"PeriodicalIF\":6.5000,\"publicationDate\":\"2025-01-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Power Electronics\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10854913/\",\"RegionNum\":1,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Power Electronics","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10854913/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

优化高性能电力电子设备,如功率转换器,需要多尺度模拟,包括功率半导体器件的物理和其他电路元件的动力学,特别是在进行实验设计(do),定义器件的安全操作区域,并分析与半导体器件相关的故障。然而,目前的方法要么忽略了设备物理的复杂性,要么没有达到令人满意的计算速度。为了弥补这一差距,本文提出了一个混合并行协作(HPC)框架,专门用于分析偏微分代数方程(PDAE)建模的电力电子设备,集成了设备物理和电路动力学。高性能计算框架采用动态迭代来解决耦合非线性PDAE系统固有的挑战,并采用混合并行计算策略来减少计算时间。采用了基于物理的系统分区,以及共享和分布式内存上的混合进程线程并行化,从而促进了数百个偏微分方程模型设备的同时模拟,而不会影响速度。在变换器的半导体器件优化、变换器设计优化和器件失效分析三种典型的现实场景下,进行了基于混合线整流变换器和反阻断集成栅极整流晶闸管的实验。HPC框架提供的仿真速度比领先的商业软件快60倍,同时在实验中保持载波级精度。随着半导体器件数量的增加,这种加速变得更加明显。这显示了对设备和电子电力设备进行综合分析和协同优化的巨大潜力,特别是在极端条件和故障场景下。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Hybrid-Parallel Collaborative Simulation Framework Integrating Device Physics With Circuit Dynamics for PDAE-Modeled Power Electronic Equipment
Optimizing high-performance power electronic equipment, such as power converters, requires multiscale simulations that incorporate the physics of power semiconductor devices and the dynamics of other circuit components, especially in conducting design of experiments (DoEs), defining the safe operating area of devices, and analyzing failures related to semiconductor devices. However, current methodologies either overlook the intricacies of device physics or do not achieve satisfactory computational speeds. To bridge this gap, this article proposes a hybrid-parallel collaborative (HPC) framework specifically designed to analyze the partial differential–algebraic equation (PDAE)-modeled power electronic equipment, integrating the device physics and circuit dynamics. The HPC framework employs a dynamic iteration to tackle the challenges inherent in solving the coupled nonlinear PDAE system and utilizes a hybrid-parallel computing strategy to reduce computing time. Physics-based system partitioning, along with hybrid-process-thread parallelization on shared and distributed memory, is employed, facilitating the simulation of hundreds of partial differential equations-modeled devices simultaneously without compromising speed. Experiments based on the hybrid-line commutated converter and reverse-blocking integrated gate-commutated thyristors are conducted under three typical real-world scenarios: semiconductor device optimization for the converter, converter design optimization, and device failure analysis. The HPC framework delivers simulation speed up to 60 times faster than the leading commercial software, while maintaining carrier-level accuracy in the experiments. This speedup becomes more pronounced as the number of semiconductor devices increases. This shows great potential for comprehensive analysis and collaborative optimization of devices and electronic power equipment, particularly in extreme conditions and failure scenarios.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Power Electronics
IEEE Transactions on Power Electronics 工程技术-工程:电子与电气
CiteScore
15.20
自引率
20.90%
发文量
1099
审稿时长
3 months
期刊介绍: The IEEE Transactions on Power Electronics journal covers all issues of widespread or generic interest to engineers who work in the field of power electronics. The Journal editors will enforce standards and a review policy equivalent to the IEEE Transactions, and only papers of high technical quality will be accepted. Papers which treat new and novel device, circuit or system issues which are of generic interest to power electronics engineers are published. Papers which are not within the scope of this Journal will be forwarded to the appropriate IEEE Journal or Transactions editors. Examples of papers which would be more appropriately published in other Journals or Transactions include: 1) Papers describing semiconductor or electron device physics. These papers would be more appropriate for the IEEE Transactions on Electron Devices. 2) Papers describing applications in specific areas: e.g., industry, instrumentation, utility power systems, aerospace, industrial electronics, etc. These papers would be more appropriate for the Transactions of the Society which is concerned with these applications. 3) Papers describing magnetic materials and magnetic device physics. These papers would be more appropriate for the IEEE Transactions on Magnetics. 4) Papers on machine theory. These papers would be more appropriate for the IEEE Transactions on Power Systems. While original papers of significant technical content will comprise the major portion of the Journal, tutorial papers and papers of historical value are also reviewed for publication.
期刊最新文献
Comprehensive Impedance Analysis and Region-to-Region Transformation for Megahertz Wireless Power Transfer Systems Mathieu Equation-Based Analysis and Suppression Approach of Subharmonic Oscillations in High-Frequency Switched-Mode Power Amplifiers Dual-Objective Continuous-Set Model Predictive Control for PMSM With LC Filter A High-Gain Virtual-Ground Low-Stress Single-Phase Single-Stage Inverter With Input and Output Current Ripple Cancellation A Universal Automatic Optimal Design Method for CLLLC Class Resonant Converters and Comprehensive Comparison Among Different Resonant Tanks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1