用于5纳米FinFET工艺PAM-4光直接检测的8通道800 gb /s收发器

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2025-02-27 DOI:10.1109/JSSC.2025.3541174
Fabio Giunco;Marco Sosio;Claudio Nani;Ivan Fabiano;Travis Lovitt;Victor Karam;Domenico Albano;Claudio Asero;Nicola Codega;Marco Garampazzi;Nicola Ghittori;Leonardo Daniel Herbas Burgos;Stanley S. K. Ho;Enrico Monaco;B. Reyes;P. Rossi;Enrico Temporiti;Paolo Pascale;Fernando De Bernardinis;Shawn Scouten;Stephen Jantzi
{"title":"用于5纳米FinFET工艺PAM-4光直接检测的8通道800 gb /s收发器","authors":"Fabio Giunco;Marco Sosio;Claudio Nani;Ivan Fabiano;Travis Lovitt;Victor Karam;Domenico Albano;Claudio Asero;Nicola Codega;Marco Garampazzi;Nicola Ghittori;Leonardo Daniel Herbas Burgos;Stanley S. K. Ho;Enrico Monaco;B. Reyes;P. Rossi;Enrico Temporiti;Paolo Pascale;Fernando De Bernardinis;Shawn Scouten;Stephen Jantzi","doi":"10.1109/JSSC.2025.3541174","DOIUrl":null,"url":null,"abstract":"In this article, we present an eight-lane 800-Gb/s transceiver, which enables the implementation of pluggable optical modules with pulse amplitude modulation (PAM)-4 modulation and direct detection. The transceiver features a host interface composed of eight TX and RX lanes compliant with the optical internetworking forum (OIF) common electrical I/O (CEI) 112G very short reach (VSR) and IEEE 802.3 chip to module (C2M) standards and integrates eight TX and RX lanes on the optical (line) side. Three fully integrated high-voltage optical TXs have been integrated with minimum area and power overhead by changing only few top metal masks: 3-Vpp silicon photonics (SiPho), 3-V open drain (OD), and 1.5-Vpp electro absorption modulated laser (EML) driver. External additional drivers suitable, e.g., for vertical cavity surface emitting laser (VCSEL) applications are supported by exploiting optical driver software reconfigurability into standard driver mode. The optical RXs, identical for all the applications, are digital signal processing (DSP) based, with the analog section consisting of a variable gain amplifier (VGA) and an analog-to-digital converter (ADC). The VGA can be dc coupled to an external trans-impedance amplifier (TIA) without the need for external components. The chip is implemented in 5-nm FinFET technology and it is designed to deliver the target performance both in package and bare die. Both versions meet the form factor and power requirements for quad small form factor pluggable double density (QSFP-DD) multi-source agreement (MSA) specifications and are suitable for optical interconnects covering most of the optical standards such as DR8/2xFR4/LR8/SR8.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 4","pages":"1277-1288"},"PeriodicalIF":5.6000,"publicationDate":"2025-02-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An Eight-Lane 800-Gb/s Transceiver for PAM-4 Optical Direct-Detection Applications in 5-nm FinFET Process\",\"authors\":\"Fabio Giunco;Marco Sosio;Claudio Nani;Ivan Fabiano;Travis Lovitt;Victor Karam;Domenico Albano;Claudio Asero;Nicola Codega;Marco Garampazzi;Nicola Ghittori;Leonardo Daniel Herbas Burgos;Stanley S. K. Ho;Enrico Monaco;B. Reyes;P. Rossi;Enrico Temporiti;Paolo Pascale;Fernando De Bernardinis;Shawn Scouten;Stephen Jantzi\",\"doi\":\"10.1109/JSSC.2025.3541174\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this article, we present an eight-lane 800-Gb/s transceiver, which enables the implementation of pluggable optical modules with pulse amplitude modulation (PAM)-4 modulation and direct detection. The transceiver features a host interface composed of eight TX and RX lanes compliant with the optical internetworking forum (OIF) common electrical I/O (CEI) 112G very short reach (VSR) and IEEE 802.3 chip to module (C2M) standards and integrates eight TX and RX lanes on the optical (line) side. Three fully integrated high-voltage optical TXs have been integrated with minimum area and power overhead by changing only few top metal masks: 3-Vpp silicon photonics (SiPho), 3-V open drain (OD), and 1.5-Vpp electro absorption modulated laser (EML) driver. External additional drivers suitable, e.g., for vertical cavity surface emitting laser (VCSEL) applications are supported by exploiting optical driver software reconfigurability into standard driver mode. The optical RXs, identical for all the applications, are digital signal processing (DSP) based, with the analog section consisting of a variable gain amplifier (VGA) and an analog-to-digital converter (ADC). The VGA can be dc coupled to an external trans-impedance amplifier (TIA) without the need for external components. The chip is implemented in 5-nm FinFET technology and it is designed to deliver the target performance both in package and bare die. Both versions meet the form factor and power requirements for quad small form factor pluggable double density (QSFP-DD) multi-source agreement (MSA) specifications and are suitable for optical interconnects covering most of the optical standards such as DR8/2xFR4/LR8/SR8.\",\"PeriodicalId\":13129,\"journal\":{\"name\":\"IEEE Journal of Solid-state Circuits\",\"volume\":\"60 4\",\"pages\":\"1277-1288\"},\"PeriodicalIF\":5.6000,\"publicationDate\":\"2025-02-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Journal of Solid-state Circuits\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10906438/\",\"RegionNum\":1,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10906438/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

在本文中,我们提出了一个8通道800 gb /s收发器,它可以实现具有脉冲幅度调制(PAM)-4调制和直接检测的可插拔光模块。该收发器具有由8个TX和RX通道组成的主机接口,符合光互连论坛(OIF)通用电气I/O (CEI) 112G极短距离(VSR)和IEEE 802.3芯片到模块(C2M)标准,并在光(线)侧集成了8个TX和RX通道。三种完全集成的高压光学TXs通过更换几个顶部金属掩模,以最小的面积和功率开销集成:3-Vpp硅光子(SiPho), 3-V开漏(OD)和1.5 vpp电吸收调制激光(EML)驱动器。通过利用光驱动软件可重构性进入标准驱动模式,支持适用于垂直腔面发射激光器(VCSEL)应用的外部附加驱动器。光学rx适用于所有应用,基于数字信号处理(DSP),模拟部分由可变增益放大器(VGA)和模数转换器(ADC)组成。VGA可以直流耦合到外部跨阻抗放大器(TIA),而不需要外部组件。该芯片采用5nm FinFET技术,旨在实现封装和裸晶片的目标性能。两种版本均满足四极QSFP-DD (small form factor pluggable double density)多源协议(multi-source agreement, MSA)规格的外形尺寸和功耗要求,适用于DR8/2xFR4/LR8/SR8等大多数光标准的光互连。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An Eight-Lane 800-Gb/s Transceiver for PAM-4 Optical Direct-Detection Applications in 5-nm FinFET Process
In this article, we present an eight-lane 800-Gb/s transceiver, which enables the implementation of pluggable optical modules with pulse amplitude modulation (PAM)-4 modulation and direct detection. The transceiver features a host interface composed of eight TX and RX lanes compliant with the optical internetworking forum (OIF) common electrical I/O (CEI) 112G very short reach (VSR) and IEEE 802.3 chip to module (C2M) standards and integrates eight TX and RX lanes on the optical (line) side. Three fully integrated high-voltage optical TXs have been integrated with minimum area and power overhead by changing only few top metal masks: 3-Vpp silicon photonics (SiPho), 3-V open drain (OD), and 1.5-Vpp electro absorption modulated laser (EML) driver. External additional drivers suitable, e.g., for vertical cavity surface emitting laser (VCSEL) applications are supported by exploiting optical driver software reconfigurability into standard driver mode. The optical RXs, identical for all the applications, are digital signal processing (DSP) based, with the analog section consisting of a variable gain amplifier (VGA) and an analog-to-digital converter (ADC). The VGA can be dc coupled to an external trans-impedance amplifier (TIA) without the need for external components. The chip is implemented in 5-nm FinFET technology and it is designed to deliver the target performance both in package and bare die. Both versions meet the form factor and power requirements for quad small form factor pluggable double density (QSFP-DD) multi-source agreement (MSA) specifications and are suitable for optical interconnects covering most of the optical standards such as DR8/2xFR4/LR8/SR8.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
A 0.2-V Edge-Pursuit Continuous-Time Ising Machine Using Ring-Oscillator Collapse and Delay-Enabled Positive Feedback A Heterogeneous TinyML SoC With Systematic Minimum Energy Searching and Management for Keyword Spotting NeRF-Learner: A NeRF–SLAM Accelerator With Unified Inference and Training Compute-in-Memory for Simultaneous Neural Rendering and SLAM A 57.3-fps 12.8 TFLOPS/W Text-to-Motion Processor With Inter-Iteration Output Sparsity and Inter-Frame Joint Similarity A Stochastic Analog Boolean Satisfiability Solver
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1