生物医学应用的超低功率电荷再分配逐次逼近寄存器A/D转换器。

Q3 Engineering Journal of Low Power Electronics Pub Date : 2016-12-01 DOI:10.1166/jolpe.2016.1452
Santosh Koppa, Manouchehr Mohandesi, Eugene John
{"title":"生物医学应用的超低功率电荷再分配逐次逼近寄存器A/D转换器。","authors":"Santosh Koppa,&nbsp;Manouchehr Mohandesi,&nbsp;Eugene John","doi":"10.1166/jolpe.2016.1452","DOIUrl":null,"url":null,"abstract":"<p><p>Power consumption is one of the key design constraints in biomedical devices such as pacemakers that are powered by small non rechargeable batteries over their entire life time. In these systems, Analog to Digital Convertors (ADCs) are used as interface between analog world and digital domain and play a key role. In this paper we present the design of an 8-bit Charge Redistribution Successive Approximation Register (CR-SAR) analog to digital converter in standard TSMC 0.18μm CMOS technology for low power and low data rate devices such as pacemakers. The 8-bit optimized CR-SAR ADC achieves low power of less than 250nW with conversion rate of 1KB/s. This ADC achieves integral nonlinearity (INL) and differential nonlinearity (DNL) less than 0.22 least significant bit (LSB) and less than 0.04 LSB respectively as compared to the standard requirement for the INL and DNL errors to be less than 0.5 LSB. The designed ADC operates at 1V supply voltage converting input ranging from 0V to 250mV.</p>","PeriodicalId":43794,"journal":{"name":"Journal of Low Power Electronics","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5851472/pdf/nihms923646.pdf","citationCount":"2","resultStr":"{\"title\":\"An Ultra-Low Power Charge Redistribution Successive Approximation Register A/D Converter for Biomedical Applications.\",\"authors\":\"Santosh Koppa,&nbsp;Manouchehr Mohandesi,&nbsp;Eugene John\",\"doi\":\"10.1166/jolpe.2016.1452\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<p><p>Power consumption is one of the key design constraints in biomedical devices such as pacemakers that are powered by small non rechargeable batteries over their entire life time. In these systems, Analog to Digital Convertors (ADCs) are used as interface between analog world and digital domain and play a key role. In this paper we present the design of an 8-bit Charge Redistribution Successive Approximation Register (CR-SAR) analog to digital converter in standard TSMC 0.18μm CMOS technology for low power and low data rate devices such as pacemakers. The 8-bit optimized CR-SAR ADC achieves low power of less than 250nW with conversion rate of 1KB/s. This ADC achieves integral nonlinearity (INL) and differential nonlinearity (DNL) less than 0.22 least significant bit (LSB) and less than 0.04 LSB respectively as compared to the standard requirement for the INL and DNL errors to be less than 0.5 LSB. The designed ADC operates at 1V supply voltage converting input ranging from 0V to 250mV.</p>\",\"PeriodicalId\":43794,\"journal\":{\"name\":\"Journal of Low Power Electronics\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5851472/pdf/nihms923646.pdf\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Journal of Low Power Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1166/jolpe.2016.1452\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"Engineering\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Low Power Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1166/jolpe.2016.1452","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"Engineering","Score":null,"Total":0}
引用次数: 2

摘要

功耗是生物医学设备(如起搏器)的关键设计限制之一,这些设备在其整个使用寿命期间由小型不可充电电池供电。在这些系统中,模数转换器(adc)作为模拟世界和数字领域之间的接口,起着关键的作用。在本文中,我们提出了一种8位电荷再分配连续逼近寄存器(CR-SAR)模拟数字转换器的设计,该转换器采用标准台积电0.18μm CMOS技术,用于低功耗和低数据速率设备,如起搏器。优化后的8位CR-SAR ADC实现了低于250nW的低功耗和1KB/s的转换速率。与INL和DNL误差小于0.5 LSB的标准要求相比,该ADC的积分非线性(INL)和微分非线性(DNL)分别小于0.22最低有效位(LSB)和0.04 LSB。所设计的ADC工作在1V电源电压下,转换输入范围从0V到250mV。
本文章由计算机程序翻译,如有差异,请以英文原文为准。

摘要图片

摘要图片

摘要图片

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An Ultra-Low Power Charge Redistribution Successive Approximation Register A/D Converter for Biomedical Applications.

Power consumption is one of the key design constraints in biomedical devices such as pacemakers that are powered by small non rechargeable batteries over their entire life time. In these systems, Analog to Digital Convertors (ADCs) are used as interface between analog world and digital domain and play a key role. In this paper we present the design of an 8-bit Charge Redistribution Successive Approximation Register (CR-SAR) analog to digital converter in standard TSMC 0.18μm CMOS technology for low power and low data rate devices such as pacemakers. The 8-bit optimized CR-SAR ADC achieves low power of less than 250nW with conversion rate of 1KB/s. This ADC achieves integral nonlinearity (INL) and differential nonlinearity (DNL) less than 0.22 least significant bit (LSB) and less than 0.04 LSB respectively as compared to the standard requirement for the INL and DNL errors to be less than 0.5 LSB. The designed ADC operates at 1V supply voltage converting input ranging from 0V to 250mV.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Journal of Low Power Electronics
Journal of Low Power Electronics ENGINEERING, ELECTRICAL & ELECTRONIC-
CiteScore
1.30
自引率
0.00%
发文量
0
期刊介绍: The electronic systems that can operate with very low power are of great technological interest. The growing research activity in the field of low power electronics requires a forum for rapid dissemination of important results: Journal of Low Power Electronics (JOLPE) is that international forum which offers scientists and engineers timely, peer-reviewed research in this field. Authors receive these benefits: - Electronic submission of articles - Fast reviewing - Rapid times to publication - No page charges - Free color where justified - Distinguished editorial board Available in print and online editions
期刊最新文献
Design and Experimental Results ULV and ULP Operational Amplifiers for Active-RC Filters Single Stage OTA and Negative Transconductance Compensation An Ultra-Low Power Charge Redistribution Successive Approximation Register A/D Converter for Biomedical Applications. Selected Peer Reviewed Articles from the 17th "IEEE Latin-American Test Symposium," Foz do Iguaçu, Brazil, April 6–8, 2016
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1