IBM z15微处理器的设计

IF 1.3 4区 计算机科学 Q1 Computer Science IBM Journal of Research and Development Pub Date : 2020-07-10 DOI:10.1147/JRD.2020.3008119
A. Saporito;M. Recktenwald;C. Jacobi;G. Koch;D. P. D. Berger;R. J. Sonnelitter;C. R. Walters;J.-S. Lee;C. Lichtenau;U. Mayer;E. Herkel;S. Payer;S. M. Mueller;V. K. Papazova;E. M. Ambroladze;T. C. Bronson
{"title":"IBM z15微处理器的设计","authors":"A. Saporito;M. Recktenwald;C. Jacobi;G. Koch;D. P. D. Berger;R. J. Sonnelitter;C. R. Walters;J.-S. Lee;C. Lichtenau;U. Mayer;E. Herkel;S. Payer;S. M. Mueller;V. K. Papazova;E. M. Ambroladze;T. C. Bronson","doi":"10.1147/JRD.2020.3008119","DOIUrl":null,"url":null,"abstract":"The latest-generation IBM Z processor provides enhanced performance and compute capacity compared to its IBM z14 predecessor. This article describes some of the major improvements in both process and design including out-of-order load-and-store sequencing, single-instruction multiple-data and floating point enhancements, a new modulo arithmetic engine for accelerating elliptic curve cryptography, a hardware sort accelerator, and a workflow that modernized the development of these features. Outside of the central processing unit (CPU), the cache sizes have increased on all levels, and each processor chip now contains 12 CPUs. System topology changes have been introduced allowing up to five drawers to exist in a fully populated system. The processor cache subsystem includes numerous improvements in the area of fetch, store, and cache management policies aimed at speeding up both traditional data serving workloads and highly virtualized environments alike.","PeriodicalId":55034,"journal":{"name":"IBM Journal of Research and Development","volume":"64 5/6","pages":"7:1-7:18"},"PeriodicalIF":1.3000,"publicationDate":"2020-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1147/JRD.2020.3008119","citationCount":"3","resultStr":"{\"title\":\"Design of the IBM z15 microprocessor\",\"authors\":\"A. Saporito;M. Recktenwald;C. Jacobi;G. Koch;D. P. D. Berger;R. J. Sonnelitter;C. R. Walters;J.-S. Lee;C. Lichtenau;U. Mayer;E. Herkel;S. Payer;S. M. Mueller;V. K. Papazova;E. M. Ambroladze;T. C. Bronson\",\"doi\":\"10.1147/JRD.2020.3008119\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The latest-generation IBM Z processor provides enhanced performance and compute capacity compared to its IBM z14 predecessor. This article describes some of the major improvements in both process and design including out-of-order load-and-store sequencing, single-instruction multiple-data and floating point enhancements, a new modulo arithmetic engine for accelerating elliptic curve cryptography, a hardware sort accelerator, and a workflow that modernized the development of these features. Outside of the central processing unit (CPU), the cache sizes have increased on all levels, and each processor chip now contains 12 CPUs. System topology changes have been introduced allowing up to five drawers to exist in a fully populated system. The processor cache subsystem includes numerous improvements in the area of fetch, store, and cache management policies aimed at speeding up both traditional data serving workloads and highly virtualized environments alike.\",\"PeriodicalId\":55034,\"journal\":{\"name\":\"IBM Journal of Research and Development\",\"volume\":\"64 5/6\",\"pages\":\"7:1-7:18\"},\"PeriodicalIF\":1.3000,\"publicationDate\":\"2020-07-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://sci-hub-pdf.com/10.1147/JRD.2020.3008119\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IBM Journal of Research and Development\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/9138680/\",\"RegionNum\":4,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"Computer Science\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IBM Journal of Research and Development","FirstCategoryId":"94","ListUrlMain":"https://ieeexplore.ieee.org/document/9138680/","RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"Computer Science","Score":null,"Total":0}
引用次数: 3

摘要

与前代IBM z14相比,最新一代IBM Z处理器提供了增强的性能和计算能力。本文描述了过程和设计中的一些主要改进,包括无序加载和存储顺序、单指令多数据和浮点增强、用于加速椭圆曲线密码的新模运算引擎、硬件排序加速器,以及使这些功能的开发现代化的工作流程。在中央处理器(CPU)之外,所有级别的缓存大小都有所增加,现在每个处理器芯片都包含12个CPU。引入了系统拓扑结构更改,允许在一个完全填充的系统中存在多达五个抽屉。处理器缓存子系统在获取、存储和缓存管理策略方面进行了大量改进,旨在加快传统数据服务工作负载和高度虚拟化环境的速度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design of the IBM z15 microprocessor
The latest-generation IBM Z processor provides enhanced performance and compute capacity compared to its IBM z14 predecessor. This article describes some of the major improvements in both process and design including out-of-order load-and-store sequencing, single-instruction multiple-data and floating point enhancements, a new modulo arithmetic engine for accelerating elliptic curve cryptography, a hardware sort accelerator, and a workflow that modernized the development of these features. Outside of the central processing unit (CPU), the cache sizes have increased on all levels, and each processor chip now contains 12 CPUs. System topology changes have been introduced allowing up to five drawers to exist in a fully populated system. The processor cache subsystem includes numerous improvements in the area of fetch, store, and cache management policies aimed at speeding up both traditional data serving workloads and highly virtualized environments alike.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IBM Journal of Research and Development
IBM Journal of Research and Development 工程技术-计算机:硬件
自引率
0.00%
发文量
0
审稿时长
6-12 weeks
期刊介绍: The IBM Journal of Research and Development is a peer-reviewed technical journal, published bimonthly, which features the work of authors in the science, technology and engineering of information systems. Papers are written for the worldwide scientific research and development community and knowledgeable professionals. Submitted papers are welcome from the IBM technical community and from non-IBM authors on topics relevant to the scientific and technical content of the Journal.
期刊最新文献
Use of a smartwatch for home blood pressure measurement Numerical modeling of the behavior of a lithium battery after a collision Disaster Resilient Cities in Nepal: Disaster Management Efforts of Biratnagar Metropolitan City Status of Invasive Alien Plant species in Dhankuta Municipality Perceived Learning Environment: A Case of BBA Program at Dhankuta Multiple Campus
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1