48V到1V有源箝位堆叠直接正激变换器

IF 1 4区 工程技术 Q4 COMPUTER SCIENCE, INTERDISCIPLINARY APPLICATIONS Compel-The International Journal for Computation and Mathematics in Electrical and Electronic Engineering Pub Date : 2023-06-25 DOI:10.1109/COMPEL52896.2023.10221063
Shivangi Sinha, Branko Majmunović, D. Maksimović
{"title":"48V到1V有源箝位堆叠直接正激变换器","authors":"Shivangi Sinha, Branko Majmunović, D. Maksimović","doi":"10.1109/COMPEL52896.2023.10221063","DOIUrl":null,"url":null,"abstract":"This paper presents a 4S V-to-1 V stacked direct forward (SDF) dc-dc converter consisting of four 12 V-to-1 V direct forward (DF) modules connected in input-series output-parallel (ISOP) configuration. In each DF module, there is no secondary-side filter inductor, and a single-ended forward transformer is driven at a high duty cycle to reduce the switch root-mean-square currents. An active clamp is employed on the primary side to reset the transformer, limit the switch voltage stress, and facilitate zero voltage switching. The approach is verified by simulation results on a 12 V-to-1V, 50A, 200kHz prototype module using GaN devices and a planar transformer, and having a peak predicted efficiency of 93.4% and the full-load predicted efficiency of 89.3%. Experimental results are presented for a 12 V-to-1 V DF prototype.","PeriodicalId":55233,"journal":{"name":"Compel-The International Journal for Computation and Mathematics in Electrical and Electronic Engineering","volume":"47 1","pages":"1-8"},"PeriodicalIF":1.0000,"publicationDate":"2023-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"48V to 1V Active-Clamp Stacked Direct Forward Converter\",\"authors\":\"Shivangi Sinha, Branko Majmunović, D. Maksimović\",\"doi\":\"10.1109/COMPEL52896.2023.10221063\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 4S V-to-1 V stacked direct forward (SDF) dc-dc converter consisting of four 12 V-to-1 V direct forward (DF) modules connected in input-series output-parallel (ISOP) configuration. In each DF module, there is no secondary-side filter inductor, and a single-ended forward transformer is driven at a high duty cycle to reduce the switch root-mean-square currents. An active clamp is employed on the primary side to reset the transformer, limit the switch voltage stress, and facilitate zero voltage switching. The approach is verified by simulation results on a 12 V-to-1V, 50A, 200kHz prototype module using GaN devices and a planar transformer, and having a peak predicted efficiency of 93.4% and the full-load predicted efficiency of 89.3%. Experimental results are presented for a 12 V-to-1 V DF prototype.\",\"PeriodicalId\":55233,\"journal\":{\"name\":\"Compel-The International Journal for Computation and Mathematics in Electrical and Electronic Engineering\",\"volume\":\"47 1\",\"pages\":\"1-8\"},\"PeriodicalIF\":1.0000,\"publicationDate\":\"2023-06-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Compel-The International Journal for Computation and Mathematics in Electrical and Electronic Engineering\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://doi.org/10.1109/COMPEL52896.2023.10221063\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"COMPUTER SCIENCE, INTERDISCIPLINARY APPLICATIONS\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Compel-The International Journal for Computation and Mathematics in Electrical and Electronic Engineering","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1109/COMPEL52896.2023.10221063","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, INTERDISCIPLINARY APPLICATIONS","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种4S V-to- 1v堆叠直馈(SDF) dc-dc变换器,由四个12 V-to- 1v直馈(DF)模块组成,以输入-串联-输出-并联(ISOP)配置连接。在每个DF模块中,没有二次侧滤波电感,并且在高占空比下驱动单端正向变压器,以减少开关均方根电流。主侧采用有源钳位复位变压器,限制开关电压应力,便于零电压切换。采用GaN器件和平面变压器的12 v ~ 1v、50A、200kHz原型模块的仿真结果验证了该方法的有效性,峰值预测效率为93.4%,满载预测效率为89.3%。给出了一个12 V ~ 1 V的DF样机的实验结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
48V to 1V Active-Clamp Stacked Direct Forward Converter
This paper presents a 4S V-to-1 V stacked direct forward (SDF) dc-dc converter consisting of four 12 V-to-1 V direct forward (DF) modules connected in input-series output-parallel (ISOP) configuration. In each DF module, there is no secondary-side filter inductor, and a single-ended forward transformer is driven at a high duty cycle to reduce the switch root-mean-square currents. An active clamp is employed on the primary side to reset the transformer, limit the switch voltage stress, and facilitate zero voltage switching. The approach is verified by simulation results on a 12 V-to-1V, 50A, 200kHz prototype module using GaN devices and a planar transformer, and having a peak predicted efficiency of 93.4% and the full-load predicted efficiency of 89.3%. Experimental results are presented for a 12 V-to-1 V DF prototype.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
1.60
自引率
0.00%
发文量
124
审稿时长
4.2 months
期刊介绍: COMPEL exists for the discussion and dissemination of computational and analytical methods in electrical and electronic engineering. The main emphasis of papers should be on methods and new techniques, or the application of existing techniques in a novel way. Whilst papers with immediate application to particular engineering problems are welcome, so too are papers that form a basis for further development in the area of study. A double-blind review process ensures the content''s validity and relevance.
期刊最新文献
Refining the physical description of charge trapping and detrapping in a transport model for dielectrics using an optimization algorithm Asymmetric air gap fault detection in linear permanent magnet Vernier machines Development and comparison of double-stator memory machines with parallel hybrid magnets Micromagnetics and multiscale hysteresis simulations of permanent magnets Optimization design of insulation structure of multiwinding high-frequency transformer based on response surface method
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1