用于低功耗DCT和IDCT硬件加速器的设计空间探索工具

E. G. Walters
{"title":"用于低功耗DCT和IDCT硬件加速器的设计空间探索工具","authors":"E. G. Walters","doi":"10.1109/ISCE.2012.6241736","DOIUrl":null,"url":null,"abstract":"The discrete cosine transform (DCT) and its inverse (IDCT) are often used for image compression and decompression. Truncated-matrix multipliers offer reduced area, power and delay at the expense of increased computational error. This paper describes a software tool for design-space exploration of low-power DCT and IDCT hardware accelerators that use truncated-matrix multipliers. The tool has an interactive graphical user interface and is written entirely in Java. It can open image files, simulate compression and/or decompression, and display the processed image and error statistics.","PeriodicalId":6297,"journal":{"name":"2012 IEEE 16th International Symposium on Consumer Electronics","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2012-06-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A design-space exploration tool for low-power DCT and IDCT hardware accelerators\",\"authors\":\"E. G. Walters\",\"doi\":\"10.1109/ISCE.2012.6241736\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The discrete cosine transform (DCT) and its inverse (IDCT) are often used for image compression and decompression. Truncated-matrix multipliers offer reduced area, power and delay at the expense of increased computational error. This paper describes a software tool for design-space exploration of low-power DCT and IDCT hardware accelerators that use truncated-matrix multipliers. The tool has an interactive graphical user interface and is written entirely in Java. It can open image files, simulate compression and/or decompression, and display the processed image and error statistics.\",\"PeriodicalId\":6297,\"journal\":{\"name\":\"2012 IEEE 16th International Symposium on Consumer Electronics\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-06-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE 16th International Symposium on Consumer Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCE.2012.6241736\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 16th International Symposium on Consumer Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCE.2012.6241736","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

离散余弦变换(DCT)及其逆变换(IDCT)常用于图像压缩和解压缩。截断矩阵乘法器以增加计算误差为代价,提供了更小的面积、功耗和延迟。本文介绍了一种用于截断矩阵乘法器的低功耗DCT和IDCT硬件加速器的设计空间探索的软件工具。该工具有一个交互式图形用户界面,完全用Java编写。它可以打开图像文件,模拟压缩和/或解压缩,并显示处理后的图像和错误统计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A design-space exploration tool for low-power DCT and IDCT hardware accelerators
The discrete cosine transform (DCT) and its inverse (IDCT) are often used for image compression and decompression. Truncated-matrix multipliers offer reduced area, power and delay at the expense of increased computational error. This paper describes a software tool for design-space exploration of low-power DCT and IDCT hardware accelerators that use truncated-matrix multipliers. The tool has an interactive graphical user interface and is written entirely in Java. It can open image files, simulate compression and/or decompression, and display the processed image and error statistics.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Technical program committee NDF method for linear oscillator design FPGA implementation of IEEE 802.15.3c receiver A design-space exploration tool for low-power DCT and IDCT hardware accelerators An iterative two-dimensional equalizer for bit patterned media based on contraction mapping
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1