离散电路优化:基于库的栅极尺寸和阈值电压分配

John Lee, Puneet Gupta
{"title":"离散电路优化:基于库的栅极尺寸和阈值电压分配","authors":"John Lee, Puneet Gupta","doi":"10.1561/1000000019","DOIUrl":null,"url":null,"abstract":"Discrete gate sizing and threshold assignment are commonly used tools for optimizing digital circuits, and ideal methods for incremental optimization. The gate widths and threshold voltages, along with the gate lengths, can be adjusted to optimize power and delay. This monograph surveys this field, providing the background needed to perform research in the field. Concepts such as standard cell libraries, static timing analysis, and analytical delay and power models are explained, along with examples and data to help understand the tradeoffs involved. Comparative results are also provided to show the current state of the field. Full text available at: http://dx.doi.org/10.1561/1000000019","PeriodicalId":42137,"journal":{"name":"Foundations and Trends in Electronic Design Automation","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2012-03-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Discrete Circuit Optimization: Library Based Gate Sizing and Threshold Voltage Assignment\",\"authors\":\"John Lee, Puneet Gupta\",\"doi\":\"10.1561/1000000019\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Discrete gate sizing and threshold assignment are commonly used tools for optimizing digital circuits, and ideal methods for incremental optimization. The gate widths and threshold voltages, along with the gate lengths, can be adjusted to optimize power and delay. This monograph surveys this field, providing the background needed to perform research in the field. Concepts such as standard cell libraries, static timing analysis, and analytical delay and power models are explained, along with examples and data to help understand the tradeoffs involved. Comparative results are also provided to show the current state of the field. Full text available at: http://dx.doi.org/10.1561/1000000019\",\"PeriodicalId\":42137,\"journal\":{\"name\":\"Foundations and Trends in Electronic Design Automation\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-03-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Foundations and Trends in Electronic Design Automation\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1561/1000000019\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"Computer Science\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Foundations and Trends in Electronic Design Automation","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1561/1000000019","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"Computer Science","Score":null,"Total":0}
引用次数: 6

摘要

离散门尺寸和阈值分配是优化数字电路的常用工具,也是增量优化的理想方法。栅极宽度和阈值电压,以及栅极长度,可以调整以优化功率和延迟。这本专著调查了这个领域,提供了在这个领域进行研究所需的背景。解释了标准单元库、静态时序分析、分析延迟和功率模型等概念,以及帮助理解所涉及的权衡的示例和数据。还提供了比较结果,以显示该领域的当前状态。全文可在:http://dx.doi.org/10.1561/1000000019
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Discrete Circuit Optimization: Library Based Gate Sizing and Threshold Voltage Assignment
Discrete gate sizing and threshold assignment are commonly used tools for optimizing digital circuits, and ideal methods for incremental optimization. The gate widths and threshold voltages, along with the gate lengths, can be adjusted to optimize power and delay. This monograph surveys this field, providing the background needed to perform research in the field. Concepts such as standard cell libraries, static timing analysis, and analytical delay and power models are explained, along with examples and data to help understand the tradeoffs involved. Comparative results are also provided to show the current state of the field. Full text available at: http://dx.doi.org/10.1561/1000000019
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Foundations and Trends in Electronic Design Automation
Foundations and Trends in Electronic Design Automation ENGINEERING, ELECTRICAL & ELECTRONIC-
自引率
0.00%
发文量
0
期刊介绍: Foundations and Trends® in Electronic Design Automation publishes survey and tutorial articles in the following topics: - System Level Design - Behavioral Synthesis - Logic Design - Verification - Test - Physical Design - Circuit Level Design - Reconfigurable Systems - Analog Design Each issue of Foundations and Trends® in Electronic Design Automation comprises a 50-100 page monograph written by research leaders in the field.
期刊最新文献
From CNN to DNN Hardware Accelerators: A Survey on Design, Exploration, Simulation, and Frameworks Self-Powered Wearable IoT Devices for Health and Activity Monitoring On-Chip Dynamic Resource Management Contracts for System Design Non-Boolean Computing with Spintronic Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1