A. Jain, Somya Bansal, Shaheen Khan, S. Akhter, Saurabh Chaturvedi
{"title":"基于Vedic数学和Booth-Wallace树乘法器的高效nxn乘法器的实现","authors":"A. Jain, Somya Bansal, Shaheen Khan, S. Akhter, Saurabh Chaturvedi","doi":"10.1109/ICPECA47973.2019.8975673","DOIUrl":null,"url":null,"abstract":"The paper presents the HDL implementation of a novel multiplier algorithm based on the combination of Vedic mathematics and Booth-Wallace tree multiplier. An $8 \\times 8$ multiplier is implemented in VHDL. The HDL code is simulated and synthesized using ModelSim and Xilinx ISE 14.1, respectively. The performance parameters of 8-bit multipliers implemented using various algorithms are compared in this paper. The comparison results exhibit that the proposed algorithm is faster than other multiplier algorithms.","PeriodicalId":6761,"journal":{"name":"2019 International Conference on Power Electronics, Control and Automation (ICPECA)","volume":"67 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Implementation of an Efficient N× N Multiplier Based on Vedic Mathematics and Booth-Wallace Tree Multiplier\",\"authors\":\"A. Jain, Somya Bansal, Shaheen Khan, S. Akhter, Saurabh Chaturvedi\",\"doi\":\"10.1109/ICPECA47973.2019.8975673\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper presents the HDL implementation of a novel multiplier algorithm based on the combination of Vedic mathematics and Booth-Wallace tree multiplier. An $8 \\\\times 8$ multiplier is implemented in VHDL. The HDL code is simulated and synthesized using ModelSim and Xilinx ISE 14.1, respectively. The performance parameters of 8-bit multipliers implemented using various algorithms are compared in this paper. The comparison results exhibit that the proposed algorithm is faster than other multiplier algorithms.\",\"PeriodicalId\":6761,\"journal\":{\"name\":\"2019 International Conference on Power Electronics, Control and Automation (ICPECA)\",\"volume\":\"67 1\",\"pages\":\"1-5\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 International Conference on Power Electronics, Control and Automation (ICPECA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICPECA47973.2019.8975673\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Conference on Power Electronics, Control and Automation (ICPECA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICPECA47973.2019.8975673","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
摘要
本文提出了一种基于吠陀数学和布斯-华莱士树乘法器相结合的新型乘法器算法的HDL实现。一个$8 \乘以8$乘法器在VHDL中实现。HDL代码分别使用ModelSim和Xilinx ISE 14.1进行模拟和合成。本文比较了不同算法实现的8位乘法器的性能参数。对比结果表明，该算法比其他乘法器算法速度更快。
Implementation of an Efficient N× N Multiplier Based on Vedic Mathematics and Booth-Wallace Tree Multiplier
The paper presents the HDL implementation of a novel multiplier algorithm based on the combination of Vedic mathematics and Booth-Wallace tree multiplier. An $8 \times 8$ multiplier is implemented in VHDL. The HDL code is simulated and synthesized using ModelSim and Xilinx ISE 14.1, respectively. The performance parameters of 8-bit multipliers implemented using various algorithms are compared in this paper. The comparison results exhibit that the proposed algorithm is faster than other multiplier algorithms.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
