一种用于可靠纳米电子系统的时钟故障检测与自恢复电路

Changhong Yu
{"title":"一种用于可靠纳米电子系统的时钟故障检测与自恢复电路","authors":"Changhong Yu","doi":"10.1109/IWISA.2009.5072657","DOIUrl":null,"url":null,"abstract":"Due to discrepancies in manufacturing process and the probabilistic nature of quantum mechanical phenomenon, faulttolerant architectures are a prerequisite to build reliable nanoelectronic systems from unreliable nanoelectronic devices. Various defects and interference such as doping discrepancies, supply noise and cross-talks could lead to clock irregularity and malformed clock signals in nanoelectronic systems, thus resulting in faulty operations of sequential circuits. As a result, fault tolerance clock distribution is more and more important in nanoelectronic systems. In this paper, a novel architecture for clock recovery is delivered. Very simple circuit is designed for time-to-voltage converter with transforming the error of time to the error of voltage. In order to illustrate the fault-tolerance capability by the detection and recovery circuitry, a prototype CMOS design of this proposed circuit is presented. Simulation shows that the proposed architecture is very suite for integration to nanoelectronic circuit design to realize clock recovery. Keywordstime-to-voltage convertion; self-recovery; faulttolerance; clock","PeriodicalId":6327,"journal":{"name":"2009 International Workshop on Intelligent Systems and Applications","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2009-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A Novel Clock-Fault Detection and Self-Recovery Circuit for Reliable Nanoelectronics System\",\"authors\":\"Changhong Yu\",\"doi\":\"10.1109/IWISA.2009.5072657\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Due to discrepancies in manufacturing process and the probabilistic nature of quantum mechanical phenomenon, faulttolerant architectures are a prerequisite to build reliable nanoelectronic systems from unreliable nanoelectronic devices. Various defects and interference such as doping discrepancies, supply noise and cross-talks could lead to clock irregularity and malformed clock signals in nanoelectronic systems, thus resulting in faulty operations of sequential circuits. As a result, fault tolerance clock distribution is more and more important in nanoelectronic systems. In this paper, a novel architecture for clock recovery is delivered. Very simple circuit is designed for time-to-voltage converter with transforming the error of time to the error of voltage. In order to illustrate the fault-tolerance capability by the detection and recovery circuitry, a prototype CMOS design of this proposed circuit is presented. Simulation shows that the proposed architecture is very suite for integration to nanoelectronic circuit design to realize clock recovery. Keywordstime-to-voltage convertion; self-recovery; faulttolerance; clock\",\"PeriodicalId\":6327,\"journal\":{\"name\":\"2009 International Workshop on Intelligent Systems and Applications\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-05-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 International Workshop on Intelligent Systems and Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWISA.2009.5072657\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Workshop on Intelligent Systems and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWISA.2009.5072657","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

由于制造工艺的差异和量子力学现象的概率性质,容错架构是用不可靠的纳米电子器件构建可靠的纳米电子系统的先决条件。掺杂差异、电源噪声和串扰等各种缺陷和干扰会导致纳米电子系统中的时钟不规则和时钟信号畸形,从而导致顺序电路的错误运行。因此,容错时钟分布在纳米电子系统中变得越来越重要。本文提出了一种新的时钟恢复体系结构。设计了一种简单的时间-电压变换器电路,将时间误差转化为电压误差。为了说明检测和恢复电路的容错能力,给出了该电路的CMOS原型设计。仿真结果表明,该结构非常适合集成到纳米电子电路设计中,实现时钟恢复。Keywordstime-to-voltage转换;自动复位;faulttolerance;时钟
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Novel Clock-Fault Detection and Self-Recovery Circuit for Reliable Nanoelectronics System
Due to discrepancies in manufacturing process and the probabilistic nature of quantum mechanical phenomenon, faulttolerant architectures are a prerequisite to build reliable nanoelectronic systems from unreliable nanoelectronic devices. Various defects and interference such as doping discrepancies, supply noise and cross-talks could lead to clock irregularity and malformed clock signals in nanoelectronic systems, thus resulting in faulty operations of sequential circuits. As a result, fault tolerance clock distribution is more and more important in nanoelectronic systems. In this paper, a novel architecture for clock recovery is delivered. Very simple circuit is designed for time-to-voltage converter with transforming the error of time to the error of voltage. In order to illustrate the fault-tolerance capability by the detection and recovery circuitry, a prototype CMOS design of this proposed circuit is presented. Simulation shows that the proposed architecture is very suite for integration to nanoelectronic circuit design to realize clock recovery. Keywordstime-to-voltage convertion; self-recovery; faulttolerance; clock
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Intelligent Systems and Applications: Select Proceedings of ICISA 2022 Selecting Accurate Classifier Models for a MERS-CoV Dataset A Method of Same Frequency Interference Elimination Based on Adaptive Notch Filter Research on Work-in-Progress Control System of Integrating PI and SPC Study on A Novel Fuzzy PLL and Its Application
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1