A Highly Integrated Decoder For The Set Top Box

Chiang
{"title":"A Highly Integrated Decoder For The Set Top Box","authors":"Chiang","doi":"10.1109/ICCE.1997.625961","DOIUrl":null,"url":null,"abstract":"A highly integrated set top box decoder has been designed to meet the challenge of reducing cost while increasing functionality. This decoder is intended to be the heart of the DSS set top box. It incorporates a 32bit ARM CPU, a transport demultiplexer, a MPEG-2 video decoder, a MPEG-1 audio decoder, an NTSC/PAL encoder, an on screen display (OSD) controller to mix graphics and video, a host of U0 interfaces, and an extension bus to connect to other peripherals. This paper analyzes the integration of major functions and the consolidation of separate memories into a single 16 Mbits SDRAM.","PeriodicalId":127085,"journal":{"name":"1997 International Conference on Consumer Electronics","volume":"30 7","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 International Conference on Consumer Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE.1997.625961","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A highly integrated set top box decoder has been designed to meet the challenge of reducing cost while increasing functionality. This decoder is intended to be the heart of the DSS set top box. It incorporates a 32bit ARM CPU, a transport demultiplexer, a MPEG-2 video decoder, a MPEG-1 audio decoder, an NTSC/PAL encoder, an on screen display (OSD) controller to mix graphics and video, a host of U0 interfaces, and an extension bus to connect to other peripherals. This paper analyzes the integration of major functions and the consolidation of separate memories into a single 16 Mbits SDRAM.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种用于机顶盒的高度集成解码器
一个高度集成的机顶盒解码器已经设计,以满足降低成本,同时增加功能的挑战。该解码器旨在成为DSS机顶盒的核心。它包含一个32位ARM CPU、一个传输解复用器、一个MPEG-2视频解码器、一个MPEG-1音频解码器、一个NTSC/PAL编码器、一个用于混合图形和视频的屏幕显示(OSD)控制器、一个U0接口主机和一个连接到其他外设的扩展总线。本文分析了主要功能的集成和独立存储器整合到单个16mbits SDRAM中。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Display Processor Conforming To All ATV Formats With 188-tap FIR Filters And 284 Kb FIFO Memories Design And Implementation Of Internet-tv Development Of A New Television Set With Personal Computer Capability Video Compression With Custom Computers A New Family Of Zero Voltage Switching Power Supplies
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1