TimeCube: A manycore embedded processor with interference-agnostic progress tracking

Anshuman Gupta, J. Sampson, M. Taylor
{"title":"TimeCube: A manycore embedded processor with interference-agnostic progress tracking","authors":"Anshuman Gupta, J. Sampson, M. Taylor","doi":"10.1109/SAMOS.2013.6621127","DOIUrl":null,"url":null,"abstract":"Recently introduced processors such as Tilera's Tile Gx100 and Intel's 48-core SCC have delivered on the promise of high performance per watt in manycore processors, making these architectures ostensibly as attractive for low-power embedded processors as for cloud services. However, these architectures space-multiplex the microarchitectural resources between many threads to increase utilization, which leads to potentially large and varying levels of interference. This decorrelates CPU-time from actual application progress and decreases the ability of traditional software to accurately track and finely control application progress, hindering the adoption of manycore processors in embedded computing. In this paper we propose Progress Time as the counterpart of CPU-time in space-multiplexed systems and show how it can be used to track application progress. We also introduce TimeCube, a manycore embedded processor that uses dynamic execution isolation and shadow performance modeling to provide an accurate online measurement of each application's Progress Time. Our evaluation shows that a 32-core TimeCube processor can track application progress with less than 1% error even in the presence of a 6× average worst-case slowdown. TimeCube also uses Progress Times to perform online architectural resource management that leads to a 36% improvement in throughput compared to existing microarchitectural resource allocation schemes. Overall, the results argue for adding the requisite microarchitectural structures to support Progress Time in manycore chips for embedded systems.","PeriodicalId":382307,"journal":{"name":"2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-07-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SAMOS.2013.6621127","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

Recently introduced processors such as Tilera's Tile Gx100 and Intel's 48-core SCC have delivered on the promise of high performance per watt in manycore processors, making these architectures ostensibly as attractive for low-power embedded processors as for cloud services. However, these architectures space-multiplex the microarchitectural resources between many threads to increase utilization, which leads to potentially large and varying levels of interference. This decorrelates CPU-time from actual application progress and decreases the ability of traditional software to accurately track and finely control application progress, hindering the adoption of manycore processors in embedded computing. In this paper we propose Progress Time as the counterpart of CPU-time in space-multiplexed systems and show how it can be used to track application progress. We also introduce TimeCube, a manycore embedded processor that uses dynamic execution isolation and shadow performance modeling to provide an accurate online measurement of each application's Progress Time. Our evaluation shows that a 32-core TimeCube processor can track application progress with less than 1% error even in the presence of a 6× average worst-case slowdown. TimeCube also uses Progress Times to perform online architectural resource management that leads to a 36% improvement in throughput compared to existing microarchitectural resource allocation schemes. Overall, the results argue for adding the requisite microarchitectural structures to support Progress Time in manycore chips for embedded systems.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
TimeCube:一种多核嵌入式处理器,具有干扰不可知的进程跟踪
最近推出的处理器,如Tilera的Tile Gx100和Intel的48核SCC,在多核处理器上实现了每瓦高性能的承诺,使得这些架构表面上对低功耗嵌入式处理器和云服务一样有吸引力。然而,这些体系结构在许多线程之间对微体系结构资源进行空间复用以提高利用率,这可能会导致巨大且不同程度的干扰。这使得cpu时间与实际应用进程脱钩,降低了传统软件精确跟踪和精细控制应用进程的能力,阻碍了多核处理器在嵌入式计算中的应用。在本文中,我们提出进度时间作为空间复用系统中cpu时间的对应物,并展示了如何使用进度时间来跟踪应用程序的进度。我们还介绍了TimeCube,这是一个多核嵌入式处理器,它使用动态执行隔离和影子性能建模来提供每个应用程序进度时间的准确在线测量。我们的评估表明,32核TimeCube处理器即使在出现6倍的平均最坏情况下,也能以小于1%的错误跟踪应用程序的进度。TimeCube还使用Progress Times执行在线架构资源管理,与现有的微架构资源分配方案相比,吞吐量提高了36%。总的来说,结果表明增加必要的微架构结构来支持嵌入式系统多核芯片的进度时间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Workload-dependent relative fault sensitivity and error contribution factor of GPU onchip memory structures TimeCube: A manycore embedded processor with interference-agnostic progress tracking An effective model extraction method with state space compression for model checking SystemC TLM designs A just-in-time modulo scheduling for virtual coarse-grained reconfigurable architectures An embedded hardware-efficient architecture for real-time cascade Support Vector Machine classification
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1