Using Java optimized processor as an intellectual property core beside a RISC processor in FPGA

Mohammad Erfan Khazaee, Shima Hoseinzadeh
{"title":"Using Java optimized processor as an intellectual property core beside a RISC processor in FPGA","authors":"Mohammad Erfan Khazaee, Shima Hoseinzadeh","doi":"10.1109/EWDTS.2014.7027048","DOIUrl":null,"url":null,"abstract":"Advances in computer technology have made this technology part of everyone's daily life. This in turn has created a demand for various applications to run on different machines. Java programming language was introduced to address this demand. However, to execute the Java programs, the computers must have a machine, called Java Virtual Machine (JVM) that translates its generic codes to machine-specific instructions. Traditionally, JVMs have been implemented in software. This is primarily due to the inherent flexibility of software. However, software JVMs often suffer from their lower speed and memory overhead. Consequently, some efforts have been put into hardware implementations of a JVM. These hardware implementations were not safe from those problems as well. In this paper, a new architecture for hardware implementation of Java Virtual Machine is proposed. This architecture mitigates the problems that hardware implementations of Java Virtual Machine typically have. The proposed architecture is appropriate for designers who use FPGAs as their development platform, or use IP cores in their designs.","PeriodicalId":272780,"journal":{"name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EWDTS.2014.7027048","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Advances in computer technology have made this technology part of everyone's daily life. This in turn has created a demand for various applications to run on different machines. Java programming language was introduced to address this demand. However, to execute the Java programs, the computers must have a machine, called Java Virtual Machine (JVM) that translates its generic codes to machine-specific instructions. Traditionally, JVMs have been implemented in software. This is primarily due to the inherent flexibility of software. However, software JVMs often suffer from their lower speed and memory overhead. Consequently, some efforts have been put into hardware implementations of a JVM. These hardware implementations were not safe from those problems as well. In this paper, a new architecture for hardware implementation of Java Virtual Machine is proposed. This architecture mitigates the problems that hardware implementations of Java Virtual Machine typically have. The proposed architecture is appropriate for designers who use FPGAs as their development platform, or use IP cores in their designs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用Java优化处理器作为FPGA中RISC处理器旁边的知识产权核心
计算机技术的进步使这项技术成为每个人日常生活的一部分。这反过来又产生了在不同机器上运行各种应用程序的需求。Java编程语言的引入就是为了满足这一需求。然而,要执行Java程序,计算机必须有一台称为Java虚拟机(JVM)的机器,它将其通用代码转换为特定于机器的指令。传统上,jvm是在软件中实现的。这主要是由于软件固有的灵活性。但是,软件jvm的缺点是速度和内存开销较低。因此,在JVM的硬件实现上投入了一些努力。这些硬件实现也不能避免这些问题。本文提出了一种新的Java虚拟机硬件实现体系结构。这种体系结构减轻了Java虚拟机硬件实现通常存在的问题。所提出的架构适合使用fpga作为开发平台或在设计中使用IP核的设计人员。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Communication with smart transformers in rural settings Analysis and Simulation of temperature-current rise in modern PCB traces Using Java optimized processor as an intellectual property core beside a RISC processor in FPGA Multichannel Fast Affine Projection algorithm with Gradient Adaptive Step-Size and fast computation of adaptive filter output signal Microwave selective amplifiers with paraphase output
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1