120 Gb/s-level VCSEL array optical subassembly using passive alignment technique

S. Hwang, J. Lim, B. Rho
{"title":"120 Gb/s-level VCSEL array optical subassembly using passive alignment technique","authors":"S. Hwang, J. Lim, B. Rho","doi":"10.1109/ECTC.2008.4550193","DOIUrl":null,"url":null,"abstract":"Our suggested VCSEL array optical subassembly (OSA) for 120 Gb/s-level parallel optical interconnect modules was composed of a 12 channel VCSEL array chip, a SiOB, two silicon spacers, and a molded microlens with accurate guide pin holes. For high speed operation above 10 Gb/s per a channel, we carefully designed transmission lines on the SiOB. The results of the transmission lines were measured as large bandwidth more than 26 GHz and low channel crosstalk less than -30 dB. And, to achieve high coupling efficiency, the planar-convex microlens was adopted. The average coupling efficiency coupled to 62.5 mum multi-mode fiber (MMF) ribbon was approximately 85%, the value of which means nothing but material loss itself. In this paper, the fabrication process of the VCSEL OSA is emphasized on low cost packaging. In particular, a suggested passive alignment technique is described in detail to align both the VCSEL and the microlens array. An accurate assembly in this work was carried out through vision alignment using 2-sight camera of a precise pick-and-place machine, Suss MicroTec TRIAD 05 flip-chip bonder. To evaluate the DC and AC characteristics of the completely fabricated VCSEL array OSA, we measured optical output powers (L-I-V curve) and 4.25 Gb/s, 6 Gb/s, 10.31 Gb/s eye-diagrams on condition of setting-up with MT ferrule terminated 12 channel 62.5 mum MMF and a G-S-G probe. We successfully demonstrated high speed and high efficient VCSEL array OSA with clear 10.31 Gb/s eye diagrams and low coupling loss.","PeriodicalId":378788,"journal":{"name":"2008 58th Electronic Components and Technology Conference","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 58th Electronic Components and Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2008.4550193","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Our suggested VCSEL array optical subassembly (OSA) for 120 Gb/s-level parallel optical interconnect modules was composed of a 12 channel VCSEL array chip, a SiOB, two silicon spacers, and a molded microlens with accurate guide pin holes. For high speed operation above 10 Gb/s per a channel, we carefully designed transmission lines on the SiOB. The results of the transmission lines were measured as large bandwidth more than 26 GHz and low channel crosstalk less than -30 dB. And, to achieve high coupling efficiency, the planar-convex microlens was adopted. The average coupling efficiency coupled to 62.5 mum multi-mode fiber (MMF) ribbon was approximately 85%, the value of which means nothing but material loss itself. In this paper, the fabrication process of the VCSEL OSA is emphasized on low cost packaging. In particular, a suggested passive alignment technique is described in detail to align both the VCSEL and the microlens array. An accurate assembly in this work was carried out through vision alignment using 2-sight camera of a precise pick-and-place machine, Suss MicroTec TRIAD 05 flip-chip bonder. To evaluate the DC and AC characteristics of the completely fabricated VCSEL array OSA, we measured optical output powers (L-I-V curve) and 4.25 Gb/s, 6 Gb/s, 10.31 Gb/s eye-diagrams on condition of setting-up with MT ferrule terminated 12 channel 62.5 mum MMF and a G-S-G probe. We successfully demonstrated high speed and high efficient VCSEL array OSA with clear 10.31 Gb/s eye diagrams and low coupling loss.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用无源对准技术的120gb /s级VCSEL阵列光学组件
我们提出的用于120 Gb/s级并行光互连模块的VCSEL阵列光学组件(OSA)由一个12通道VCSEL阵列芯片、一个SiOB、两个硅间隔片和一个带精确导脚孔的模制微透镜组成。对于每通道10gb /s以上的高速运行,我们在SiOB上精心设计了传输线。传输线的测量结果是大于26 GHz的大带宽和小于-30 dB的低通道串扰。为了实现高耦合效率,采用了平面凸微透镜。62.5 μ m多模光纤(MMF)带的平均耦合效率约为85%,其数值仅代表材料损耗本身。本文着重从低成本封装的角度研究了VCSEL OSA的制造工艺。特别地,我们详细地描述了一种建议的被动对准技术来对准VCSEL和微透镜阵列。在这项工作中,通过使用精密拾取机(Suss MicroTec TRIAD 05倒装芯片键合机)的双视线相机进行视觉校准,实现了精确的组装。为了评估完全制作的VCSEL阵列OSA的直流和交流特性,我们在MT卡套端接12通道62.5 μ m MMF和G-S-G探针的条件下测量了光输出功率(L-I-V曲线)和4.25 Gb/s、6 Gb/s和10.31 Gb/s的眼图。我们成功地展示了高速高效的VCSEL阵列OSA,具有清晰的10.31 Gb/s眼图和低耦合损耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Effects of warpage on fatigue reliability of solder bumps: Experimental and analytical studies Novel nonconductive adhesives/films with carbon nanotubes for high performance interconnects Methodology for modeling substrate warpage using copper trace pattern implementation Robust design of third level packaging in portable electronics: Solder joint reliability under dynamic mechanical loading Synthesizing SPICE-compatible models of power delivery networks with resonance effect by time-domain waveforms
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1