{"title":"Design of a Low Noise Low Power Amplifier for Biomedical Applications","authors":"Rasoul Pakdel, H. F. Baghtash","doi":"10.1109/ICBME.2018.8703557","DOIUrl":null,"url":null,"abstract":"In this paper an ultra-low power two-stage amplifier for EEG signal amplifying is presented. A BulkDriven Folded Cascode structure is used. To reduce the flicker noise, PMOS input transistors with large gate areas and operating in sub-threshold region are used. The circuit is designed and simulated using the 0.18µm process, in the Analog Design Environment of Cadence Virtuoso. The performance of the circuit is studied at all process corners, namely TT, FF, FS and SF, along with Monte Carlo analysis. The amplifier achieving an open loop dc gain of 83.58dB, 7.7pV2/Hz input referred noise at 10Hz and power consumption of 0.351µW with 0.5V supply voltage and 35nA current source.","PeriodicalId":338286,"journal":{"name":"2018 25th National and 3rd International Iranian Conference on Biomedical Engineering (ICBME)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 25th National and 3rd International Iranian Conference on Biomedical Engineering (ICBME)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICBME.2018.8703557","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
In this paper an ultra-low power two-stage amplifier for EEG signal amplifying is presented. A BulkDriven Folded Cascode structure is used. To reduce the flicker noise, PMOS input transistors with large gate areas and operating in sub-threshold region are used. The circuit is designed and simulated using the 0.18µm process, in the Analog Design Environment of Cadence Virtuoso. The performance of the circuit is studied at all process corners, namely TT, FF, FS and SF, along with Monte Carlo analysis. The amplifier achieving an open loop dc gain of 83.58dB, 7.7pV2/Hz input referred noise at 10Hz and power consumption of 0.351µW with 0.5V supply voltage and 35nA current source.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
