GT-EP: a novel high-performance real-time architecture

W. Tan, H. Russ, C. Alford
{"title":"GT-EP: a novel high-performance real-time architecture","authors":"W. Tan, H. Russ, C. Alford","doi":"10.1109/ISCA.1991.1021595","DOIUrl":null,"url":null,"abstract":"This paperpresen ts thedesignanddevelopmentof anovelprocess01 architecture targeted forhighperformancereakime applications.Theprocessorconsists of four primary components: inputdevices. output devices, a dataflow processing unit (DPU). and a dataflow control unit (DCU). The central element of the processor is the DPU which consumes data from input devices and produces data to output devices. The flow of data for the DPU is orchestrated by the DCU. Implemented in three silicon<ompiled VLSI chips (one for the DPU and two for the DCU). the design utilizes modem. advanced camputer design concepts and principles to formulate a novel architecture crafted for the target applications. This processor is designated as the \"Executive Processor\" or GT-EP.' Index tams: real-time processing, cornputer architecture, performance constraints. VLSI design, silicon compiler design, dataflow architecture","PeriodicalId":187095,"journal":{"name":"[1991] Proceedings. The 18th Annual International Symposium on Computer Architecture","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1991] Proceedings. The 18th Annual International Symposium on Computer Architecture","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCA.1991.1021595","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paperpresen ts thedesignanddevelopmentof anovelprocess01 architecture targeted forhighperformancereakime applications.Theprocessorconsists of four primary components: inputdevices. output devices, a dataflow processing unit (DPU). and a dataflow control unit (DCU). The central element of the processor is the DPU which consumes data from input devices and produces data to output devices. The flow of data for the DPU is orchestrated by the DCU. Implemented in three silicon
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
GT-EP:一种新颖的高性能实时架构
本文介绍了一种针对高性能计算机应用的新型处理器体系结构的设计与开发。处理器由四个主要组件组成:输入和设备。输出设备,一个数据流处理单元(DPU)。以及数据流控制单元(DCU)。处理器的中心部件是DPU,它从输入设备接收数据并将数据输出到输出设备。DPU的数据流由DCU编排。实现在三个硅编译VLSI芯片(一个用于DPU和两个用于DCU)。本设计利用调制解调器。先进的计算机设计概念和原则,以制定为目标应用程序精心设计的新颖架构。该处理器被指定为“执行处理器”或GT-EP。索引组:实时处理、计算机体系结构、性能约束。VLSI设计,硅编译器设计,数据流架构
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1