A case for guarded power gating for multi-core processors

2011 IEEE 17th International Symposium on High Performance Computer Architecture Pub Date : 2011-02-12 DOI:10.1109/HPCA.2011.5749737

Niti Madan, A. Buyuktosunoglu, P. Bose, M. Annavaram

{"title":"A case for guarded power gating for multi-core processors","authors":"Niti Madan, A. Buyuktosunoglu, P. Bose, M. Annavaram","doi":"10.1109/HPCA.2011.5749737","DOIUrl":null,"url":null,"abstract":"Dynamic power management has become an essential part of multi-core processors and associated systems. Dedicated controllers with embedded power management firmware are now an integral part of design in such multi-core server systems. Devising a robust power management policy that meets system-intended functionality across a diverse range of workloads remains a key challenge. One of the primary issues of concern in architecting a power management policy is that of performance degradation beyond a specified limit. A secondary issue is that of negative power savings. Guarding against such “holes” in the management policy is crucial in order to ensure successful deployment and use in real customer environments. It is also important to focus on developing new models and addressing the limitations of current modeling infrastructure, in analyzing alternate management policies during the design of modern multi-core systems. In this concept paper, we highlight the above specific challenges that are faced today by the server chip and system design industry in the area of power management.","PeriodicalId":126976,"journal":{"name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-02-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"75","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HPCA.2011.5749737","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 75

Abstract

Dynamic power management has become an essential part of multi-core processors and associated systems. Dedicated controllers with embedded power management firmware are now an integral part of design in such multi-core server systems. Devising a robust power management policy that meets system-intended functionality across a diverse range of workloads remains a key challenge. One of the primary issues of concern in architecting a power management policy is that of performance degradation beyond a specified limit. A secondary issue is that of negative power savings. Guarding against such “holes” in the management policy is crucial in order to ensure successful deployment and use in real customer environments. It is also important to focus on developing new models and addressing the limitations of current modeling infrastructure, in analyzing alternate management policies during the design of modern multi-core systems. In this concept paper, we highlight the above specific challenges that are faced today by the server chip and system design industry in the area of power management.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一种用于多核处理器的保护电源门控的案例

动态电源管理已经成为多核处理器和相关系统的重要组成部分。具有嵌入式电源管理固件的专用控制器现在是这种多核服务器系统设计中不可或缺的一部分。设计一个健壮的电源管理策略，满足不同工作负载范围内的系统预期功能，仍然是一个关键挑战。在构建电源管理策略时需要关注的主要问题之一是超过指定限制的性能下降。第二个问题是负节能。为了确保在实际客户环境中成功部署和使用，防止管理策略中的此类“漏洞”至关重要。在分析现代多核系统设计期间的备选管理策略时，关注开发新模型和解决当前建模基础设施的局限性也很重要。在这篇概念论文中，我们强调了当今服务器芯片和系统设计行业在电源管理领域所面临的上述具体挑战。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2011 IEEE 17th International Symposium on High Performance Computer Architecture

自引率

0.00%

发文量

期刊最新文献

Safe and efficient supervised memory systems Keynote address II: How's the parallel computing revolution going? A case for guarded power gating for multi-core processors Fg-STP: Fine-Grain Single Thread Partitioning on Multicores A quantitative performance analysis model for GPU architectures