A programmable simulator for analyzing the block data flow architecture

S. Alexandre, W. Alexander, D. Reeves
{"title":"A programmable simulator for analyzing the block data flow architecture","authors":"S. Alexandre, W. Alexander, D. Reeves","doi":"10.1109/MASCOT.1994.284391","DOIUrl":null,"url":null,"abstract":"A programmable simulator has been developed for analyzing the performance of a class of parallel computers. The simulator provides detailed information about the timing, resource usage, and output results for an algorithm executing on the parallel computer. A user specifies the configuration and performance characteristics of the computer to be simulated. The user also describes the algorithm to be executed on the computer. The use of the simulator for QR factorization is briefly described and the results are presented. Our approach is compared with other simulation methods.<<ETX>>","PeriodicalId":288344,"journal":{"name":"Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-01-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MASCOT.1994.284391","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A programmable simulator has been developed for analyzing the performance of a class of parallel computers. The simulator provides detailed information about the timing, resource usage, and output results for an algorithm executing on the parallel computer. A user specifies the configuration and performance characteristics of the computer to be simulated. The user also describes the algorithm to be executed on the computer. The use of the simulator for QR factorization is briefly described and the results are presented. Our approach is compared with other simulation methods.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于分析块数据流体系结构的可编程模拟器
为分析一类并行计算机的性能,设计了一个可编程模拟器。模拟器为并行计算机上执行的算法提供有关时序、资源使用和输出结果的详细信息。用户指定要模拟的计算机的配置和性能特征。用户还描述了要在计算机上执行的算法。简要介绍了该模拟器在QR分解中的应用,并给出了仿真结果。并与其它仿真方法进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Time constrained message transmission in a LAN environment Approximate analysis of a multi-class open queueing network with class blocking and push-out Evaluating memory system performance of a large scale NUMA multiprocessor Efficient technique for performance analysis of locking protocols A maximum entropy analysis of the single server queue
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1