Best ways to use billions of devices on a chip - Error predictive, defect tolerant and error recovery designs

Kazutoshi Kobayashi, H. Onodera
{"title":"Best ways to use billions of devices on a chip - Error predictive, defect tolerant and error recovery designs","authors":"Kazutoshi Kobayashi, H. Onodera","doi":"10.1109/ASPDAC.2008.4484065","DOIUrl":null,"url":null,"abstract":"Error rates on an LSI are increasing according to the Moore's law. Now is the time to start incorporating error-tolerant design methodologies. This paper introduces sources of failures in semiconductor devices, levels of dependability according to applications of devices and some circuit-level techniques to detect or recover faults after shipping.","PeriodicalId":277556,"journal":{"name":"2008 Asia and South Pacific Design Automation Conference","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-01-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 Asia and South Pacific Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASPDAC.2008.4484065","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Error rates on an LSI are increasing according to the Moore's law. Now is the time to start incorporating error-tolerant design methodologies. This paper introduces sources of failures in semiconductor devices, levels of dependability according to applications of devices and some circuit-level techniques to detect or recover faults after shipping.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
在一个芯片上使用数十亿个设备的最佳方法——错误预测、缺陷容忍和错误恢复设计
根据摩尔定律,LSI的错误率正在增加。现在是时候开始结合容错设计方法了。本文介绍了半导体器件的故障来源,根据器件的应用划分的可靠性等级,以及在发货后检测或恢复故障的一些电路级技术。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Panel: Best ways to use billions of devices on a chip Large-scale fixed-outline floorplanning design using convex optimization techniques The Shining embedded system design methodology based on self dynamic reconfigurable architectures Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs Load scheduling: Reducing pressure on distributed register files for free
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1